
Board Layout Recommendations



Oliale and the		! i = =			sample lavout
Click on the	. Snow me	icon to nia	niiant reievani	areas on the	samble lavour

	Description	Show Me			
1	Minimize loop area formed by drain, input capacitor and transformer				
2	Minimize loop area formed by secondary winding, the output rectifier and the output filter capacitor				
3	Minimize the loop area formed by the clamp blocking diode, the damping resistor and the snubber capacitor				
4	Place the FB/BP/CP pin components as close to the pin as possible. These signal traces should be routed separately from the power traces. Use of kelvin connection for this purpose is highly recommended.				
5	A large copper area on the cathode of the secondary rectifier is acceptable since this is a quiet node and the larger copper area actually provides heatsinking to the rectifier				
6	The Y capacitor should be placed directly from the primary input filter capacitor positive terminal to the common/return terminal of the transformer secondary				