



Design Example Report

Title	<i>Universal Input, 22 V to 48 V Output, 180 mA, Isolated Flyback CC/CV LED Driver Using LYTSwitch™-2 LYT2004E</i>
Specification	90 VAC – 265 VAC Input; 22 V to 48 V, 180 mA Output
Application	External Ballast LED Driver
Author	Applications Engineering Department
Document Number	DER-424
Date	August 22, 2014
Revision	1.1

Summary and Features

- Accurate (primary-side control) constant current and constant voltage
 - Accurate constant current (CC) of less than $\pm 5\%$ variation over load and line
 - Accurate constant voltage (CV) of $\pm 5\%$ across line and load
- Wide operating load - voltage range (22 V to 48 V)
- Efficiency >86% at 230 VAC
- Low component count (21), small PCB
- Fast start-up time (<100 ms) – no perceptible delay
- No-load consumption <35 mW at 230 VAC
- Integrated protection and reliability features
 - Output short-circuit protected with auto-recovery
 - Auto-recovering thermal shutdown with large hysteresis
 - No damage during brown-out conditions
 - Easily meets EN55015 and CISPR-22 Class B EMI standards

PATENT INFORMATION

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at <http://www.powerint.com/ip.htm>.

Power Integrations

5245 Hellyer Avenue, San Jose, CA 95138 USA.

Tel: +1 408 414 9200 Fax: +1 408 414 9201

www.powerint.com

Table of Contents

1	Introduction.....	4
2	Power Supply Specification	8
3	Schematic.....	9
4	Circuit Description	10
4.1	Input Filter	10
4.2	LYTSwitch-2 Primary.....	10
4.3	Output Rectification	10
4.4	Regulation	10
5	PCB Layout	12
6	Bill of Materials	13
7	Transformer Specification.....	14
7.1	Electrical Diagram	14
7.2	Electrical Specifications.....	14
7.3	Materials.....	14
7.4	Transformer Build Diagram	15
7.5	Winding Construction	15
7.6	Winding Illustrations	16
8	Transformer Design Spreadsheet.....	20
9	Performance Data	23
9.1	Efficiency	23
9.2	Average Efficiency.....	24
9.3	Line and Load Regulation.....	25
9.4	CV/CC Characteristics.....	27
9.5	No-Load Input Power	28
10	Thermal Performance	29
11	Waveforms.....	30
11.1	Input Voltage and Input Current Waveforms	30
11.2	Output Current and Output Voltage at Normal Operation.....	30
11.3	Output Voltage Ripple (CV Mode).....	31
11.4	Output Voltage/ Current Rise and Fall.....	33
11.5	Drain Voltage and Current at Normal Operation.....	34
11.6	Start-up Drain Voltage and Current.....	35
11.7	Drain Current and Drain Voltage during Output Short Condition	35
11.8	Drain Current and Drain Voltage During Open-Loop Condition (R7 is Open)....	36
11.9	Output Diode Current and Voltage Waveforms	37
11.10	Output Diode Current and Voltage Short-Circuit Waveforms.....	38
11.11	Brown-out / Brown-in	39
11.12	Line Transient.....	40
11.13	300 ms ON, 300 ms OFF AC Cycling	41
12	Conducted EMI	42
13	Line Surge Test.....	44
13.1	1 kV Differential Line Surge Options	45
14	Revision History	47



Important Note: Although this board is designed to satisfy safety isolation requirements, the engineering prototype has not been agency approved. Therefore, all testing should be performed using an isolation transformer to provide the AC input to the prototype board.



1 Introduction

This engineering report describes a universal input, 22 V to 48 V, 180 mA LED driver. The power supply utilizes the LYT2004E device from the Power Integrations LYTSwitch-2 family.

This document contains the power supply and transformer specifications, schematics, bill of materials, and typical performance characteristics.




Figure 1 – Populated Circuit Board, Angle View.






Figure 2 – Populated Circuit Board.




Figure 3 – Populated Circuit Board, Top View.






Figure 4 – Populated Circuit Board, Bottom View.



2 Power Supply Specification

The table below represents the minimum acceptable performance of the design. Actual performance is listed in the results section.

Description	Symbol	Min	Typ	Max	Units	Comment
Input						
Voltage	V_{IN}	90		265	VAC	2 Wire – no P.E.
Frequency	f_{LINE}		50/60		Hz	
No-load Input Power	P_{NL}		33		mW	Measure at $V_{IN} = 230$ VAC
Output						
Output Voltage	V_{OUT}	22		48	V	
Output Current	I_{OUT}		180		mA	25 °C
Total Output Power						
Continuous Output Power	P_{OUT}			8.64	W	
Efficiency						
Full Load	η		86		%	Measured at P_{OUT} 25 °C
Environmental						
Conducted EMI			CISPR 15B / EN55015B			>6 dB Margin
Safety			Designed to meet IEC950, UL1950 Class II			
Ring Wave (100 kHz) Differential Mode (L1-L2)			2.5		kV	1.2//50 μ s surge, IEC 1000-4-5, Series Impedance: 2 Ω
Differential Surge			500		V	
ESD						
Contact Discharge		-8		+8	kV	IEC 61000-4-2
Air Discharge		-15		+15	kV	
Ambient Temperature	T_{AMB}		40		°C	



3 Schematic




Figure 5 – Schematic.



4 Circuit Description

4.1 Input Filter

AC power is rectified by bridge rectifier BR1. Inductors L1, L2, and capacitors C1, C2, form a pi (π) filter to attenuate conducted differential-mode EMI noise. This configuration, along with the transformer design, grounding of the transformer core and adding Y capacitor C7, allows the design to meet EMI EN55022 class B with good margin, even when there is a ground plane terminated to earth, (which typically causes high common-mode noise). Resistors R1 and R2 damp the self-resonance of the inductors L1 and L2 to avoid noise peaking at their resonant frequency.

The effect of magnetic coupling between L1 and L2 is controlled in order to yield consistent EMI performance. In this design, the start and finish of the windings are specified and indicated by a dot on the schematic and on the PCB. (See inductor manufacturer data sheet for information about the start and finish.)

4.2 LYTSwitch-2 Primary

The LYTSwitch-2 device (U1) incorporates the power switching MOSFET, oscillator, CV/CC control engine, and start-up and protection all on one IC. The integrated 700 V power MOSFET allows good voltage margin in universal input AC applications, including extended line swells.

The rectified and filtered input voltage is applied to one end of the transformer (T1) primary winding. The other side of the transformer's primary winding is driven by the internal MOSFET of U1. An RCD-R clamp consisting of D1, R3, R4, R5 and C3 limits drain voltage spikes caused by leakage inductance. The clamp circuit is optimized in order to prevent excessive ringing of the drain voltage which may affect CC regulation. R4 and R5 are connected in parallel for thermal management.

The external bias from the, D2, C5, and R9 combination improves efficiency and reduces no-load input power to less than 50 mW. Capacitor C4 provides local decoupling for the BYPASS (BP) pin of U1 which is the supply pin for the internal controller.

4.3 Output Rectification

The secondary output from the transformer is rectified by D3, and filtered by C6. The value the output capacitor C6 is selected to provide <30% output current ripple based on a typical LED load. However, the ripple current may be different depending on the type of LEDs used due to different dynamic resistance values. The value of C6 should be adjusted according to the load.

4.4 Regulation

The LYTSwitch-2 device regulates the output using ON/OFF control for CV regulation, and frequency control for CC regulation. The output voltage is sensed by a bias winding on the transformer. The feedback resistors (R7 and R8) were selected using standard 1% resistor values to center both the no-load output voltage and constant current regulation



thresholds. Resistor R10 provides a minimum load to maintain output regulation when the output is unloaded. Resistor R6 provides filtering of the feedback which is especially helpful at no-load in order to keep the output voltage stable. The value of R6 must be kept low to prevent output voltage creeping up and to avoid the need for a bigger pre-load resistor (R10), which lowers efficiency.



5 PCB Layout




Figure 6 – Printed Circuit Board Layout, Top Side.




Figure 7 – Printed Circuit Board Layout, Bottom Side.


6 Bill of Materials

Item	Qty	Ref Des	Description	Mfg Part Number	Manufacturer
1	1	BR1	1000 V, 0.8 A, Bridge Rectifier, SMD, MBS-1, 4-SOIC	B10S-G	Comchip
2	2	C1 C2	12 μ F, 400 V, Electrolytic, (8 x 16)	EKM126M2GF16RRS1P	Man-Yue Electronics
3	1	C3	470 pF, 1000 V, Ceramic, COG, 1206	VJ1206A471JXGAT5Z	Vishay
4	2	C4 C5	1 μ F, 50 V, Ceramic, X7R, 0805	C2012X7R1H105M	TDK
5	1	C6	100 μ F, 63 V, Electrolytic, Low ESR, 270 m Ω , (8 x 15)	ELXZ630ELL101MH15D	Nippon Chemi-Con
6	1	C7	1 nF, 500 VAC, Ceramic, Y1	VY1102M35Y5UG63V0	Vishay
7	1	D1	1 kV, 1 A, Standard Recovery, SMA	S1ML	Taiwan Semi
8	1	D2	250 V, 0.2 A, Fast Switching, 50 ns, SOD-123	BAV21W-7-F	Diodes, Inc.
9	1	D3	DIODE ULTRA FAST, GPP, 400 V, 1 A SMA	US1G-13-F	Diodes, Inc.
10	1	F1	2 A, 250 V, Slow, Long Time Lag,RST	RST 2	Belfuse
11	2	L1 L2	3.9 mH, 0.260 A, 10%	RL-5480HC-3-3900	Renco
12	2	R1 R2	3.9 k Ω , 5%, 1/8 W, Thick Film, 0805	ERJ-6GEYJ392V	Panasonic
13	1	R3	220 k Ω , 5%, 1/4 W, Thick Film, 1206	ERJ-8GEYJ224V	Panasonic
14	2	R4 R5	560 Ω , 5%, 1/4 W, Thick Film, 1206	ERJ-8GEYJ561V	Panasonic
15	1	R6	2 Ω , 5%, 1/8 W, Thick Film, 0805	ERJ-6GEYJ2R0V	Panasonic
16	1	R7	60.4 k Ω , 1%, 1/8 W, Thick Film, 0805	ERJ-6ENF6042V	Panasonic
17	1	R8	6.98 k Ω , 1%, 1/8 W, Thick Film, 0805	ERJ-6ENF6981V	Panasonic
18	1	R9	12 k Ω , 5%, 1/8 W, Thick Film, 0805	ERJ-6GEYJ123V	Panasonic
19	1	R10	560 k Ω , 5%, 1/4 W, Thick Film, 1206	ERJ-8GEYJ564V	Panasonic
20	1	T1	Bobbin, EE19, Vertical, 10 pins, 6pri, 4sec	TF-1939	Taiwan Shulin
21	2	TP1 TP4	Test Point, BLK, THRU-HOLE MOUNT	5011	Keystone
22	1	TP2	Test Point, WHT, THRU-HOLE MOUNT	5012	Keystone
23	1	TP3	Test Point, RED, THRU-HOLE MOUNT	5010	Keystone
24	1	U1	LYTSwitch-2, CV/CC, eSIP	LYT2004E	Power Integrations



7 Transformer Specification

7.1 Electrical Diagram



(This is reversed winding for secondary transformer.)

Figure 8 – Transformer Electrical Diagram.

7.2 Electrical Specifications

Electrical Strength	1 second, 60 Hz, from pins 1, 2, 4, 5 to 9, 10.	3000 VAC
Primary Inductance	Pins 1-2, all other windings open, measured at 100 kHz, 0.4 V _{RMS} .	1.1 mH ±3%
Resonant Frequency	Pins 1-2, all other windings open.	900 kHz (Min.)
Primary Leakage Inductance	Pins 1-2, with 9-10 shorted, measured at 100 kHz, 0.4 V _{RMS} .	50 μH max

7.3 Materials

Item	Description
[1]	Core: RM5/I-3F3 Ferroxcube.
[2]	Bobbin: RM5-Vertical, 6 pins (3/3). AllStar Magnetics P/N: CPV-RM5-1S-6P-G.
[3]	Clip: AllStar Magnetics P/N: CLI/P-RM4/5/I.
[4]	Magnet wire: #33 AWG - Double coated.
[5]	Magnet wire: #29 AWG - Double coated.
[6]	Magnet wire: #34 AWG - Double coated.
[7]	Tape: 3M 1298 Polyester Film, 4.5 mm wide, 2.0 mils thick, or equivalent.
[8]	Varnish: Dolph BC-359 or equivalent.



7.4 Transformer Build Diagram






Figure 9 – Transformer Build Diagram.

7.5 Winding Construction

Winding Preparation	Place the bobbin on the mandrel with pin side is on the left side. Winding direction is clockwise direction.
WD1 Primary	Start at pin 2, wind 97 turns of wire item [4] in 3 layers, place 1 layer of tape item [3] between layers, and finish at pin 1.
Insulation	Place 1 layer of tape [3].
WD2 Bias	Take 2 wires item [5] leave floating (~1”), start from the right side of bobbin, then wind 18 bi-filar turns from right to left and finish at pin 4. Bring the floating ends to the left and finish at pin 5.
Insulation	Place 1 layer of tape [3].
WD3 Secondary	Because this winding is reversed winding so the bobbin is rotated with pin side is on the right side for easier winding. Start at pin 9, wind 51 turns of wire item [6] in 2 ¾ layers, and finish at pin 10.
Insulation	Place 2 layers of tape [3] to secure the windings.
Finish	Grind core halves to get 1.1 mH inductance. Use ~1.8” of wire item [7], connect to pin 4 and wrap along the bottom core halves then secure both of core halves with tape, see pictures below. Remove pins: 3, 6, 7, and 8. Vanish with item [8].





7.6 Winding Illustrations




<p>Winding Preparation</p>		<p>Place the bobbin on the mandrel with pin side is on the left side. Winding direction is clockwise direction.</p>
<p>WD1 Primary</p>		<p>Start at pin 2, wind 97 turns of wire item [4] in 3 layers, place 1 layer of tape item [3] between layers, and finish at pin 1.</p>



<p>Insulation</p>		<p>Place 1 layer of tape [3].</p>
<p>WD2 Bias</p>		<p>Take 2 wires item [5] leave floating (~1"), start from the right side of bobbin, then wind 18 bi-filar turns from right to left and finish at pin 4. Bring the floating ends to the left and finish at pin 5.</p>

<p>Insulation</p>		<p>Place 1 layer of tape [3].</p>
<p>WD3 Secondary</p>		<p>Because this winding is reversed winding so the bobbin is rotated with pin side is on the right side for easier winding. Start at pin 9, wind 51 turns of wire item [6] in 2 ¾ layers, and finish at pin 10.</p>



		
<p>Insulation</p>		<p>Place 2 layers of tape [3] to secure the windings.</p>
<p>Finish</p>		<p>Grind core halves to get 1.1mH inductance. Use ~1.8" of wire item [7], connect to pin 4 and wrap along the bottom core halves then secure both of core halves with tape, see pictures beside. Remove pins 3, 6, 7, and 8. Vanish with item [8].</p>

8 Transformer Design Spreadsheet

ACDC_LYTSwitch-2_050814; Rev.2.0; Copyright Power Integrations 2014	INPUT	INFO	OUTPUT	UNIT	ACDC_LYTSwitch-2_050814_Rev2-0; Discontinuous Flyback Transformer Design Spreadsheet
ENTER APPLICATION VARIABLES					
VACMIN			90	V	Minimum AC Input Voltage
VACMAX			265	V	Maximum AC Input Voltage
fL			50	Hz	AC Mains Frequency
Application Type	Ballast-CC		Ballast-CC		Choose application type
VO	52.80		52.80	V	Output Voltage. This value is recommended to be 10% higher than the maximum LED Voltage
IO	0.18		0.18	A	Power Supply Output Current (corresponding to peak power)
Power			9.50	W	Continuous Output Power
n			0.85		Efficiency Estimate at output terminals
Z			0.50		Z Factor. Ratio of secondary side losses to the total losses in the power supply. Use 0.5 if no better data available
tC			3.00	ms	Bridge Rectifier Conduction Time Estimate
CIN	24.00		24.00	uF	Input Capacitance
ENTER LYTSwitch-2 VARIABLES					
Chosen Device	Auto		LYT2004K/E		Chosen LYTSwitch-2 device
ILIMITMIN			0.48	A	Minimum Current Limit
ILIMITTYP			0.52	A	Typical Current Limit
ILIMITMAX			0.56	A	Maximum Current Limit
FS	72.00		72.00	kHz	Typical Device Switching Frequency at maximum power
VOR			101.37	V	Reflected Output Voltage (VOR < 135 V Recommended)
VDS			10.00	V	LYTSwitch-2 on-state Drain to Source Voltage
VD			0.50	V	Output Winding Diode Forward Voltage Drop
KP			1.31		KP assuming minimum LP, VMIN, and average switching frequency. Ensure that this value is above 1.30 for optimal operation
FEEDBACK WINDING PARAMETERS					
NFB	18.00		18.00		Feedback winding turns
VFLY			18.81	V	Flyback Voltage - Voltage on Feedback Winding during switch off time
VFOR			18.26	V	Forward voltage - Voltage on Feedback Winding during switch on time
BIAS WINDING PARAMETERS					
BIAS	Ext. bias		Ext. bias		Select between self bias or external bias to supply the IC.
VB	0.00		0.00	V	Bias Winding Voltage. Ensure that VB > VFLY. Bias winding is assumed to be AC-STACKED on top of Feedback winding
NB		<i>Info</i>	N/A		Bias winding is disabled. Verify on the bench that current value of VFLY is enough to supply the IC under all operating conditions
REXT			3.20	k-ohm	Suggested value of BYPASS pin resistor (use standard 5% resistor)
DESIGN PARAMETERS					
DCON	4.80		4.80	us	Desired output diode conduction time
DCON_FINAL			4.80	us	Final output conduction diode, assuming integer values for NP and NS
TON			4.95	us	LYTSwitch-2 On-time (calculated at minimum inductance)
RUPPER		<i>Info</i>	60.99	k-ohm	Upper resistor in Feedback resistor divider. Once the initial prototype is running, it may be



					necessary to use the fine tuning section of this spreadsheet to adjust to the correct output current
RLOWER			7.01	k-ohm	Lower resistor in resistor divider
ENTER TRANSFORMER CORE/CONSTRUCTION VARIABLES					
Core Type					
Core	EE19		EE19		Enter Transformer Core.
Custom_Core					Enter Core name if selection on drop down menu is "Custom"
Bobbin			BE-19-116-CP		Bobbin part number
AE			23.00	mm^2	Core Effective Cross Sectional Area
LE			39.40	mm	Core Effective Path Length
AL			1250.00	nH/turn^2	Ungapped Core Effective Inductance
BW			9.10	mm	Bobbin Physical Winding Width
M			0.00	mm	Safety Margin Width (Half the Primary to Secondary Creepage Distance)
L			3.00		Number of Primary Layers
NS			51.00		Number of Secondary Turns. To adjust Secondary number of turns change DCON
DC INPUT VOLTAGE PARAMETERS					
VMIN			98.38	V	Minimum DC bus voltage
VMAX			374.77	V	Maximum DC bus voltage
CURRENT WAVEFORM SHAPE PARAMETERS					
DMAX			0.44		Maximum duty cycle measured at VMIN
IAVG			0.13	A	Input Average current
IP			0.48	A	Peak primary current
IR			0.48	A	Primary ripple current
IRMS			0.22	A	Primary RMS current
TRANSFORMER PRIMARY DESIGN PARAMETERS					
LPMIN			1018.74	uH	Minimum Primary Inductance
LPTYP			1095.42	uH	Typical Primary inductance
LP_TOLERANCE			7.00	%	Tolerance in primary inductance
NP			97.00		Primary number of turns. To adjust Primary number of turns change BM_TARGET
ALG			116.42	nH/turn^2	Gapped Core Effective Inductance
BM_TARGET	2560.00		2560.00	Gauss	Target Flux Density
BM			2553.19	Gauss	Maximum Operating Flux Density (calculated at nominal inductance), BM < 2600 is recommended
BP			2952.56	Gauss	Peak Operating Flux Density (calculated at maximum inductance and max current limit), BP < 3100 is recommended
BAC			1276.59	Gauss	AC Flux Density for Core Loss Curves (0.5 X Peak to Peak)
ur			170.40		Relative Permeability of Ungapped Core
LG			0.24	mm	Gap Length (LG > 0.1 mm)
BWE			27.30	mm	Effective Bobbin Width
OD			0.28	mm	Maximum Primary Wire Diameter including insulation
INS			0.05	mm	Estimated Total Insulation Thickness (= 2 * film thickness)
DIA			0.23	mm	Bare conductor diameter
AWG			31	AWG	Primary Wire Gauge (Rounded to next smaller standard AWG value)
CM			80.63	Cmils	Bare conductor effective area in circular mils
CMA			374.69	Cmils/A	Primary Winding Current Capacity (200 < CMA < 500)
TRANSFORMER SECONDARY DESIGN PARAMETERS					
ISP			0.91	A	Peak Secondary Current
ISRMS			0.40	A	Secondary RMS Current



IRIPPLE			0.36	A	Output Capacitor RMS Ripple Current
CMS			80.64	Cmils	Secondary Bare Conductor minimum circular mils
AWGS			31.00		Secondary Wire Gauge (Rounded up to next larger standard AWG value)
VOLTAGE STRESS PARAMETERS					
VDRAIN			607.65	V	Maximum Drain Voltage Estimate (Assumes 20% clamping voltage tolerance and an additional 10% temperature tolerance)
PIVS			249.84	V	Output Rectifier Maximum Peak Inverse Voltage
FINE TUNING					
RUPPER_ACTUAL			60.99	k-ohm	Actual Value of upper resistor (RUPPER) used on PCB
RLOWER_ACTUAL			7.01	k-ohm	Actual Value of lower resistor (RLOWER) used on PCB
Actual (Measured) Output Voltage (VDC)			52.80	V	Measured Output voltage from first prototype
Actual (Measured) Output Current (ADC)			0.18	Amps	Measured Output current from first prototype
RUPPER_FINE			60.99	k-ohm	New value of Upper resistor (RUPPER) in Feedback resistor divider. Nearest standard value is 60.4 k-ohms
RLOWER_FINE			7.01	k-ohm	New value of Lower resistor (RLOWER) in Feedback resistor divider. Nearest standard value is 6.98 k-ohms



9 Performance Data

All measurements were taken with the board at open frame, 25 °C ambient.

9.1 Efficiency




Figure 10 – Efficiency vs. Line and Load, 180 mA.

9.2 Average Efficiency

Load Setting		Input Measurement				Load Measurement			Efficiency (%)
Load (%)	Load (A)	V (V _{RMS})	I (A _{RMS})	P (W)	PF	V _{OUT} (V _{DC})	I _{OUT} (A _{DC})	P _{OUT} (W)	
100	0.180	114.94	0.18	11.14	0.55	53.57	0.18	9.49	85.21
75	0.135	114.94	0.14	8.45	0.53	53.75	0.13	7.20	85.20
50	0.090	114.95	0.09	5.63	0.51	53.06	0.09	4.82	85.54
25	0.045	114.95	0.05	2.84	0.46	52.68	0.05	2.40	84.48
							Average Efficiency		85.11
Load Setting		Input Measurement				Load Measurement			Efficiency (%)
Load (%)	Load (A)	V _{IN} (V _{RMS})	I _{IN} (A _{RMS})	P _{IN} (W)	PF	V _{OUT} (V _{DC})	I _{OUT} (A _{DC})	P _{OUT} (W)	
100	0.180	229.92	0.10	10.91	0.46	53.55	0.18	9.51	87.15
75	0.135	229.92	0.08	8.29	0.44	53.70	0.13	7.21	87.00
50	0.090	229.92	0.06	5.56	0.41	53.02	0.09	4.83	86.78
25	0.045	229.92	0.03	2.79	0.37	52.59	0.05	2.36	84.38
							Average Efficiency		86.33



9.3 Line and Load Regulation




Figure 11 – Regulation vs. Line and Load.






Figure 12 – % Regulation vs. Line and Load.



9.4 CV/CC Characteristics




Figure 13 – CV/CC Characteristics.



9.5 No-Load Input Power




Figure 14 – No-Load Input Power.



10 Thermal Performance

Images captured after running for >30 minutes at room temperature (25 °C), open frame for the conditions specified.




Figure 15 – 90 VAC, Thermal, Top Side.
LYT2004E: 62.6 °C.




Figure 16 – 90 VAC, Thermal, Bottom Side.
R4 and R5: 66.6 °C.




Figure 17 – 265 VAC, Thermal, Top Side.
LYT2004E: 56.8 °C.




Figure 18 – 265 VAC, Thermal, Bottom Side.
R4 and R5: 56.0 °C.

11 Waveforms

11.1 Input Voltage and Input Current Waveforms




Figure 19 – 90 VAC, Full Load.
 Upper: I_{IN} , 500 mA / div.
 Lower: V_{IN} , 500 V, 10 ms / div.




Figure 20 – 265 VAC, Full Load.
 Upper: I_{IN} , 500 mA / div.
 Lower: V_{IN} , 500 V, 10 ms / div.

11.2 Output Current and Output Voltage at Normal Operation




Figure 21 – 195 VAC, 50 Hz Full Load.
 Upper: I_{OUT} , 100 mA / div.
 Lower: V_{OUT} , 20 V, 10 ms / div.




Figure 22 – 265 VAC, 50 Hz Full Load.
 Upper: I_{OUT} , 100 mA / div.
 Lower: V_{OUT} , 20 V, 10 ms / div.

11.3 Output Voltage Ripple (CV Mode)

The voltage ripple is measured in CV mode ($V_O \sim 53V$) using a x1 probe with two capacitors tied in parallel across the probe tip. The capacitors include one (1) $0.1 \mu F/50V$ ceramic type and one (1) $1.0 \mu F/50V$ aluminum electrolytic.




Figure 23 – 90 VAC, 60 Hz, Output Ripple, 25% Load.
Upper: I_{OUT} , 50 mA / div.
Lower: V_{RIPPLE} , 500 mV, 5 ms / div.




Figure 24 – 90 VAC, 60 Hz, Output Ripple, 50% Load.
Upper: I_{OUT} , 50 mA / div.
Lower: V_{RIPPLE} , 500 mV, 5 ms / div.




Figure 25 – 90 VAC, 60 Hz, Output Ripple, 75% Load,
Upper: I_{OUT} , 50 mA / div.
Lower: V_{RIPPLE} , 500mV, 5 ms / div.




Figure 26 – 90 VAC, 60 Hz, Output Ripple, 100% Load,
Upper: I_{OUT} , 50 mA / div.
Lower: V_{RIPPLE} , 500mV, 5 ms / div.






Figure 27 – 265 VAC, 50 Hz, Output Ripple, 25% Load.
 Upper: I_{OUT} , 50 mA / div.
 Lower: V_{RIPPLE} , 500 mV, 5 ms / div.




Figure 28 – 265 VAC, 50 Hz, Output Ripple, 50% Load.
 Upper: I_{OUT} , 50 mA / div.
 Lower: V_{RIPPLE} , 500 mV, 5 ms / div.




Figure 29 – 265 VAC, 50 Hz, Output Ripple, 75% Load.
 Upper: I_{OUT} , 50 mA / div.
 Lower: V_{RIPPLE} , 500 mV, 5 ms / div.




Figure 30 – 265 VAC, 50 Hz, Output Ripple, 100% Load.
 Upper: I_{OUT} , 50 mA / div.
 Lower: V_{RIPPLE} , 500 mV, 5 ms / div.



11.4 Output Voltage/ Current Rise and Fall




Figure 31 – 90 VAC, 60 Hz, Output Rise.
 CH1: V_{OUT} , 20 V / div.
 CH2: V_{IN} , 500 V / div.
 CH3: I_{OUT} , 100 mA, 20 ms / div.
 Start-up Time: 29 ms.




Figure 32 – 90 VAC, 60 Hz, Output Fall.
 CH1: V_{OUT} , 20 V / div.
 CH2: V_{IN} , 500 V / div.
 CH3: I_{OUT} , 100 mA, 20 ms / div.
 Hold-up Time: 13 ms.




Figure 33 – 265 VAC, 50 Hz, Output Rise.
 CH1: V_{OUT} , 20 V / div.
 CH2: V_{IN} , 500 V / div.
 CH3: I_{OUT} , 100 mA, 20 ms / div.
 Start-up Time: 29 ms.




Figure 34 – 265 VAC, 50 Hz, Output Fall.
 CH1: V_{OUT} , 20 V / div.
 CH2: V_{IN} , 500 V / div.
 CH3: I_{OUT} , 100 mA, 20 ms / div.
 Hold-up Time: 159 ms.



11.5 Drain Voltage and Current at Normal Operation




Figure 35 – 90 VAC, 60 Hz.
 Upper: I_{DRAIN} , 200 mA / div.
 Lower: V_{DRAIN} , 200 V, 10 μ s / div.




Figure 36 – 265 VAC, 50 Hz.
 Upper: I_{DRAIN} , 200 mA / div.
 Lower: V_{DRAIN} , 200 V, 10 μ s / div.



11.6 Start-up Drain Voltage and Current




Figure 37 – 90 VAC, 60 Hz Start-up.
Upper: I_{DRAIN} , 200 mA / div.
Lower: V_{DRAIN} , 200 V, 5 ms / div.




Figure 38 – 265 VAC, 50 Hz Start-up.
Upper: I_{DRAIN} , 200 mA / div.
Lower: V_{DRAIN} , 200 V, 5 ms / div.

11.7 Drain Current and Drain Voltage during Output Short Condition




Figure 39 – 90 VAC, 60 Hz Output Short Condition.
Upper: I_{DRAIN} , 200 mA / div.
Lower: V_{DRAIN} , 200 V, 200 ms / div.




Figure 40 – 90 VAC, 60 Hz Output Short Condition.
Upper: I_{DRAIN} , 200 mA / div.
Lower: V_{DRAIN} , 200 V, 200 ms / div.






Figure 41 – 265 VAC, 50 Hz Output Short Condition.
Upper: I_{DRAIN} , 200 mA / div.
Lower: V_{DRAIN} , 200 V, 200 ms / div.




Figure 42 – 265 VAC, 50 Hz Output Short Condition.
Upper: I_{DRAIN} , 200 mA / div.
Lower: V_{DRAIN} , 200 V, 200 ms / div.

11.8 Drain Current and Drain Voltage During Open-Loop Condition (R7 is Open)




Figure 43 – 265 VAC, 50 Hz Open-loop Condition.
Upper: I_{DRAIN} , 200 mA / div.
Lower: V_{DRAIN} , 200 V, 100 ms / div.




Figure 44 – 265 VAC, 50 Hz Open-loop Condition.
Upper: I_{DRAIN} , 200 mA / div.
Lower: V_{DRAIN} , 200 V, 100 ms / div.
OFF-time: 385 ms.




Figure 45 – 265 VAC, 50 Hz Open-loop Condition.
 Upper: I_{DRAIN} , 200 mA / div.
 Lower: V_{DRAIN} , 200 V, 100 ms / div.
 Z3: $I_{DRAIN(ZOOM)}$, 200 mA / div, 200 μ s / div.
 ON-time: 1.6 ms (32 pulses).

11.9 Output Diode Current and Voltage Waveforms




Figure 46 – 90 VAC, 60 Hz.
 Upper: I_{D3} , 500 mA / div.
 Lower: V_{D3} , 100 V, 10 μ s / div.




Figure 47 – 265 VAC, 50 Hz.
 Upper: I_{D3} , 500 mA / div.
 Lower: V_{D3} , 100 V, 10 μ s / div.



11.10 Output Diode Current and Voltage Short-Circuit Waveforms




Figure 48 – 90 VAC, 60 Hz.
 Upper: I_{D3} , 500 mA / div.
 Lower: V_{D3} , 100 V, 200 ms / div.




Figure 49 – 265 VAC, 50 Hz.
 Upper: I_{D3} , 500 mA / div.
 Lower: V_{D3} , 100 V, 200 ms / div.



11.11 Brown-out / Brown-in




Figure 50 – 48 V Output, Brown-out Condition (1 V / s Decay Rate).
 CH1: V_{OUT} , 20 V / div.
 CH2: V_{IN} , 200 V / div.
 CH3: I_{OUT} , 100 mA / div.
 CH4: I_{IN} , 500 mA, 20 s / div.



Figure 51 – 48 V Output, Brown-in Condition (1 V / s Ramp Rate).
 CH1: V_{OUT} , 20 V / div.
 CH2: V_{IN} , 200 V / div.
 CH3: I_{OUT} , 100 mA / div.
 CH4: I_{IN} , 500 mA, 20 s / div.




Figure 52 – 22 V Output, Brown-out Condition (1 V / s Decay Rate).
 CH1: V_{OUT} , 20 V / div.
 CH2: V_{IN} , 200 V / div.
 CH3: I_{OUT} , 100 mA / div.
 CH4: I_{IN} , 500 mA, 20 s / div.




Figure 53 – 22 V Output, Brown-in Condition (1 V / s Ramp Rate).
 CH1: V_{OUT} , 20 V / div.
 CH2: V_{IN} , 200 V / div.
 CH3: I_{OUT} , 100 mA / div.
 CH4: I_{IN} , 500 mA, 20 s / div.

11.12 Line Transient




Figure 54 – 90 VAC to 265 VAC Line Transient.
 CH2: V_{IN} , 500 V / div.
 CH3: I_{DRAIN} , 500 mA / div.
 CH4: I_{OUT} , 50 mA / div., 1 s / div.



Figure 55 – 90 VAC to 132 VAC Line Transient.
 CH2: V_{IN} , 500 V / div.
 CH3: I_{DRAIN} , 500 mA / div.
 CH4: I_{OUT} , 50 mA / div., 1 s / div.




Figure 56 – 195 VAC to 265 VAC Line Transient.
 CH2: V_{IN} , 500 V / div.
 CH3: I_{DRAIN} , 500 mA / div.
 CH4: I_{OUT} , 50 mA / div., 1 s / div.



11.13 300 ms ON, 300 ms OFF AC Cycling




Figure 57 – 90 VAC, 300 ms ON-OFF Cycling.
 CH1: V_{DRAIN} , 200 V / div.
 CH2: V_{IN} , 500 V / div.
 CH3: I_{DRAIN} , 200 mA / div.
 CH4: I_{OUT} , 100 mA / div., 1 s / div.




Figure 58 – 265 VAC, 300 ms ON-OFF Cycling.
 CH1: V_{DRAIN} , 200 V / div.
 CH2: V_{IN} , 500 V / div.
 CH3: I_{DRAIN} , 200 mA / div.
 CH4: I_{OUT} , 100 mA / div., 1 s / div.

12 Conducted EMI

The unit was tested using LED load ($\sim 48\text{ V } V_{\text{OUT}}$) with input voltage of 230 VAC, 60 Hz at room temperature.




Figure 59 – Conducted EMI Set-up.







Figure 60 – Conducted EMI Scans, 48 V LED Load, 230 VAC, 60 Hz, and EN55015 B Limits.



13 Line Surge Test

The unit was subjected to ± 2500 V, 100 kHz ring wave and ± 500 V differential surge at 230 VAC using 10 strikes at each condition. A test failure was defined as a non-recoverable interruption of output requiring supply repair or recycling of input voltage.

Level (V)	Input Voltage (VAC)	Injection Location	Injection Phase (°)	Type	Test Result (Pass/Fail)
+2500	230	L1, L2	0	100 kHz Ring Wave (500 A)	Pass
-2500	230	L1, L2	90	100 kHz Ring Wave (500 A)	Pass
+2500	230	L1, L2	0	100 kHz Ring Wave (500 A)	Pass
-2500	230	L1, L2	90	100 kHz Ring Wave (500 A)	Pass

Level (V)	Input Voltage (VAC)	Injection Location	Injection Phase (°)	Type	Test Result (Pass/Fail)
+500	230	L1, L2	0	Surge (2Ω)	Pass
-500	230	L1, L2	90	Surge (2Ω)	Pass
+500	230	L1, L2	0	Surge (2Ω)	Pass
-500	230	L1, L2	90	Surge (2Ω)	Pass




Figure 61 – (+)500 V Differential Surge, 90°. Upper: V_{C1} , 100 V / div. Lower: V_{DRAIN} , 100 V, 100 μ s / div.




Figure 62 – (+)500 V Differential Surge, 0°. Upper: V_{C1} , 100 V / div. Lower: V_{DRAIN} , 100 V, 100 μ s / div.






Figure 63 – (+)2.5 kV Ring Wave, 90°. Upper: V_{BULK} , 100 V / div. Lower: V_{DRAIN} , 100 V, 100 μ s / div.




Figure 64 – (-)2.5 kV Ring Wave, 270°. Upper: V_{BULK} , 100 V / div. Lower: V_{DRAIN} , 100 V, 100 μ s / div.

13.1 1 kV Differential Line Surge Options

For 1 kV differential line surge requirements, C1 may be replaced with a 22 μ F capacitor to limit the voltage stress across C1. Alternatively, adding an MOV may also be used.




Figure 65 – C1 = 22 μ F. (+)1000 V Differential Surge, 90°. Upper: V_{C1} , 100 V / div. Lower: V_{DRAIN} , 100 V, 100 μ s / div.




Figure 66 – C1 = 22 μ F. (-)1000 V Differential Surge, 270°. Upper: V_{C1} , 100 V / div. Lower: V_{DRAIN} , 100 V, 100 μ s / div.






Figure 67 – With Additional 275 V MOV.
 (+)1000 V Differential Surge, 90°.
 Upper: V_{C1} , 100 V / div.
 Lower: V_{DRAIN} , 100 V, 100 μ s / div.




Figure 68 – With Additional 275 V MOV.
 (-)1000 V Differential Surge, 270°.
 Upper: V_{C1} , 100 V / div.
 Lower: V_{DRAIN} , 100 V, 100 μ s / div.



14 Revision History

Date	Author	Revision	Description and Changes	Reviewed
20-May-14	DS	1.0	Initial Release	Apps & Mktg
22-Aug-14	DS	1.1	Added Voltage Ripple Measurements	



For the latest updates, visit our website: www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

PATENT INFORMATION

The products and applications illustrated herein (including transformer construction and circuits' external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at <http://www.powerint.com/ip.htm>.

The PI Logo, TOPSwitch, TinySwitch, LinkSwitch, LYTSwitch, DPA-Switch, PeakSwitch, CAPZero, SENZero, LinkZero, HiperPFS, HiperTFS, HiperLCS, Qspeed, EcoSmart, Clampless, E-Shield, Filterfuse, StackFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©Copyright 2013 Power Integrations, Inc.

Power Integrations Worldwide Sales Support Locations

WORLD HEADQUARTERS

5245 Hellyer Avenue
San Jose, CA 95138, USA.
Main: +1-408-414-9200
Customer Service:
Phone: +1-408-414-9665
Fax: +1-408-414-9765
e-mail: usasales@powerint.com

GERMANY

Lindwurmstrasse 114
80337, Munich
Germany
Phone: +49-895-527-39110
Fax: +49-895-527-39200
e-mail: eurosales@powerint.com

JAPAN

Kosei Dai-3 Building
2-12-11, Shin-Yokohama,
Kohoku-ku, Yokohama-shi,
Kanagawa 222-0033
Japan
Phone: +81-45-471-1021
Fax: +81-45-471-3717
e-mail: japansales@powerint.com

TAIWAN

5F, No. 318, Nei Hu Rd.,
Sec. 1
Nei Hu District
Taipei 11493, Taiwan R.O.C.
Phone: +886-2-2659-4570
Fax: +886-2-2659-4550
e-mail: taiwansales@powerint.com

CHINA (SHANGHAI)

Rm 2410, Charity Plaza, No. 88,
North Caoxi Road,
Shanghai, PRC 200030
Phone: +86-21-6354-6323
Fax: +86-21-6354-6325
e-mail: chinasales@powerint.com

INDIA

#1, 14th Main Road
Vasanthanagar
Bangalore-560052
India
Phone: +91-80-4113-8020
Fax: +91-80-4113-8023
e-mail: indiasales@powerint.com

KOREA

RM 602, 6FL
Korea City Air Terminal B/D,
159-6
Samsung-Dong, Kangnam-Gu,
Seoul, 135-728 Korea
Phone: +82-2-2016-6610
Fax: +82-2-2016-6630
e-mail: koreasales@powerint.com

EUROPE HQ

1st Floor, St. James's House
East Street, Farnham
Surrey GU9 7TJ
United Kingdom
Phone: +44 (0) 1252-730-141
Fax: +44 (0) 1252-727-689
e-mail: eurosales@powerint.com

CHINA (SHENZHEN)

3rd Floor, Block A,
Zhongtuo International Business
Center, No. 1061, Xiang Mei Rd,
FuTian District, ShenZhen,
China, 518040
Phone: +86-755-8379-3243
Fax: +86-755-8379-5828
e-mail: chinasales@powerint.com

ITALY

Via Milanese 20, 3rd. Fl.
20099 Sesto San Giovanni
(MI) Italy
Phone: +39-024-550-8701
Fax: +39-028-928-6009
e-mail: eurosales@powerint.com

SINGAPORE

51 Newton Road,
#19-01/05 Goldhill Plaza
Singapore, 308900
Phone: +65-6358-2160
Fax: +65-6358-2015
e-mail: singaporesales@powerint.com

APPLICATIONS HOTLINE

World Wide +1-408-414-9660

APPLICATIONS FAX

World Wide +1-408-414-9760

