

# **Design Example Report**

Title	Lossless Generation of AC Zero Crossing and AC Fault/Loss Signals using CAPZero <sup>™</sup>		
Author	Application Engineering Department		
Document Number	DER-320		
Date	January 20, 2012		
Revision	2.0		

## <u>Summary</u>

- Circuits providing zero crossing/line frequency and AC fault/loss signals are presented
  - These circuits address isolated and non-isolated systems with both positive and negative output voltages
- Signals are generated using lossless circuit configurations
  - All circuits use the existing CAPZero supply current to generate signals
  - Consumption related to zero crossing/line frequency and AC line fault/loss signal generation is therefore eliminated

The products and applications illustrated herein (including circuits external to the products and transformer construction) may be covered by one or more U.S. and foreign patents or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at *www.powerint.com*.

Power Integrations 5245 Hellyer Avenue, San Jose, CA 95138 USA. Tel: +1 408 414 9200 Fax: +1 408 414 9201 www.powerint.com

## **Table of Contents**

1	Introduction				
2	2 CAPZero Basics				
3	3 Zero Crossing (ZC) Signal Circuits				
	3.1 Non-Isolated Systems with Neutral as the System Ground				
	3.1.1	Negative Output Voltage Relative to Neutral	5		
	3.1.2	Positive Output Voltage Relative to Neutral	7		
	3.2 Isola	ated Systems	7		
	3.2.1	Isolated Systems with Full Wave Input Rectification	7		
	3.2.2	Isolated Systems with Half Wave Input Rectification	9		
4	AC Fault	t/Loss Detection	10		
	4.1 AC	Fault Detection	10		
	4.2 AC	Loss Detection	14		
5	Further (	Comments and Information	15		
6	Revision	History	16		



## 1 Introduction

Energy efficiency regulations such as the European ErP Lot 6 specification are demanding very low power consumption under standby and operating conditions. It is therefore now important to eliminate the energy consumption associated with high-voltage resistor dividers of the type typically used for zero crossing (ZC) and AC line loss detection signal generation.

This report describes circuits employing CAPZero that provide zero crossing/line frequency and AC Loss information whilst also providing the normal CAPZero X capacitor discharge function with no additional power consumption. The system schematics used in the report highlight the circuitry specific to generating the ZC and AC Loss signals.

Since typical applications can be both isolated and non-isolated with positive and negative output voltages, a variety of circuit configurations are described in the following sections to cover many typical applications.

Simplified schematics and waveforms are presented at the start of each section to illustrate the system configuration being discussed. Using the principles introduced in this report, configurations other than those shown can be designed employing CAPZero to provide Zero Crossing and AC Loss signals in other system configurations.

CAPZero basics are covered first, followed by lossless zero crossing circuits and final the use of these zero crossing signals to generate AC Loss signals is discussed

Throughout the report, statements that power consumption is eliminated or that circuits are lossless, use the IEC 62301 clause 4.5 definition of zero power as a consumption of less than 5 mW.

## 2 CAPZero Basics

Figure 1 shows the typical application and selection tables from the CAPZero data sheet.

CAPZero, R1 and R2 consume <5 mW from the AC input while the AC voltage supply is connected. However, when the AC is disconnected, the resistors R1 and R2 are connected together through CAPZero to provide the normal X capacitor discharge as required by international safety standards.

To achieve <5 mW consumption, the CAPZero supply current is <21.7  $\mu$ A from the AC line while the AC voltage is connected. It is this supply current that is used by the external circuits described in this report to generate the ZC or AC line loss/fault signals.

This supply current is identical for all members of the CAPZero family. The circuits presented in this report are therefore applicable for all family members independent of the R1+R2 external resistor values.



The current capability of the internal power MOSFETs while discharging the X capacitor do of course change throughout the family as specified in the data sheet parameter table (Drain Saturation Current specification)

Further details of CAPZero specifications and operation are available in the CAPZero data sheet and Application note AN-48.



Component Selection Table							
Product <sup>3</sup>	BV <sub>DSS</sub>	Maximum Total X Capacitance	Total Series Resistance <sup>2</sup> (R1 + R2)				
CAP002DG	825 V	≤ 500 nF	1.5 MΩ				
CAP012DG	1000 V						
CAP003DG	825 V	750 nF	1.02 MΩ				
CAP013DG	1000 V						
CAP004DG	825 V	1E	780 k <b>Ω</b>				
CAP014DG	1000 V	ιμг					
CAP005DG	825 V	1.5 μF	480 k <b>Ω</b>				
CAP015DG	1000 V						
CAP006DG	825 V	2 µF	360 k <b>Ω</b>				
CAP016DG	1000 V						
CAP007DG	825 V	2.5 μF	300 k <b>Ω</b>				
CAP017DG	1000 V						
CAP008DG	825 V	3.5 μF	200 kΩ				
CAP018DG	1000 V						
CAP009DG	825 V	5 μF	150 100				
CAP019DG	1000 V		100 KS2				

Table 1. Component Selection Table.

Notes:

IEC 62301 clause 4.5 rounds standby power use below 5 mW to zero.
Values are nominal. RC time constant is <1 second with ±20% X capacitor and ±5% resistance from these nominal values.</li>

3. Packages: D: SO-8.

Figure 1 – Typical CAPZero Application and Selection Table.



## 3 Zero Crossing (ZC) Signal Circuits

## 3.1 Non-Isolated Systems with Neutral as the System Ground

## 3.1.1 Negative Output Voltage Relative to Neutral



Figure 2 – Negative Output Voltage Non-isolated System Configuration.

In Figure 2 the CAPZero and R1/R2 choice are made according to the value of the system X capacitor (not shown). The V<sub>ZC</sub> signal fed into the system  $\mu$ C is generated by switching Q1 on and off as described below.

While the AC input voltage is such that  $V_{N-L}$  is positive, the supply current (21.7  $\mu$ A) of U1 flows through VR1, anode to cathode. Therefore the gate voltage (V<sub>GS</sub>) of Q1 is equal to  $V_{OUT} + V_{F(VR1)}$ . For a nominal 5 V output, this gives a  $V_{GS}$  of 5.5 V, allowing Q1 to be a low cost logic level device. The 2N7000 device shown has a maximum gate threshold of 3 V. Applying 5.5 V will fully enhance the device, pulling down the zero cross input of the  $\mu$ C

During the next half-cycle (V<sub>N-L</sub> is negative) the supply current of U1 flows through VR1 in the opposite direction, cathode to anode. Therefore the gate voltage (V<sub>GS</sub>) of Q1 is equal to V<sub>OUT</sub> - V<sub>VR1</sub>. For a nominal 5 V output and 6.8 V Zener, the gate is therefore at -1.8 V, turning off Q1. The value of VR1 should be selected such that V<sub>OUT</sub> - V<sub>VR1</sub>  $\leq$  V<sub>GS(TH)</sub>. The 2N7000 has a maximum V<sub>GS(TH)</sub> value of 0.8 V and a maximum V<sub>GS</sub> voltage of ±20 V.

No gate voltage clamping is required for  $V_{OUT}$  <18 V. Above this, the voltage can be limited with a clamp Zener from gate to source or a resistor divider.

It is worth noting that the circuit in Figure 2 not only eliminates power consumption related to ZC signal generation but actually reduces the component count compared to normal ZC signal



circuit. Standard ZC signal circuits typically require several resistors for the high-voltage divider, plus at least one transistor and Zener to condition the divided AC signal.

Figure 3 shows measured waveforms at 115 VAC and 230 VAC with component values in Figure 2 of CAP014DG, R1 = R2 = 380 k $\Omega$ , VR1 = 6.8 V and V<sub>OUT</sub> = 5 V.





Figure 4 shows zoomed plots of the V<sub>ZC</sub> signal transitions at the zero crossing events



Figure 4(a) shows a very small transition delay of 47  $\mu$ s with a rise time in the order of 20  $\mu$ s. This delay is simply a function of the time it takes to reduce the Q1 Source to Gate voltage from ~6 V (V<sub>OUT</sub> plus VR1 forward voltage) to the gate threshold voltage. The rise time is largely a function of the value of R3 in Figure 2 and can be reduced with lower resistance values at the expense of some power dissipation in R3.

Figure 4(b) shows no measurable delay in the  $V_{ZC}$  high to low transition due to the very low gate threshold of Q1. Temperature effects are limited to Q1 gate threshold and VR1 variations over



temperature. One of the advantages of using a 6.8 V Zener for VR1 is the very low temperature coefficient of this Zener.

Although not shown, test results over a 0-105  $^{\circ}$ C ambient range showed that total delay in either high to low or low to high V<sub>zC</sub> transitions were below 100  $\mu$ s in all cases.



### 3.1.2 Positive Output Voltage Relative to Neutral

Figure 5 – Positive Output Voltage Non-isolated System Configuration.

In Figure 5 again the CAPZero and R1/R2 choice are made according to the system X capacitor being used (not shown). In common with the circuit in Figure 2, the V<sub>ZC</sub> signal to the  $\mu$ C is generated by switching Q1 on and off.

The function of the circuit in Figure 5 is very similar to that in Figure 2, however, the Zener diode VR1 is reversed since the Q1 turn on gate drive must now be generated as a positive signal relative to the Neutral rail. When  $V_{N-L}$  is positive, the value of  $V_{GS}$  = VR1, Q1 is on pulling the ZC input low. When  $V_{N-L}$  is negative, the value of  $V_{GS}$  =  $V_{F(VR1)}$ , i.e. the forward drop of VR1 (~0.5 V). As the threshold of Q1 is 0.8 V minimum, the value of R3 may need reducing to ensure the ZC input is pulled high even with a device with a low gate threshold.

Performance of this circuit is influenced by the same factors as the circuit in Figure 2 and as such no measured waveforms are presented.

## 3.2 Isolated Systems

Systems where isolation is required between the input AC line and the  $\mu$ C supply voltage require opto isolated transmission of the ZC signal. The systems below describe various isolated system configurations of this type.

## 3.2.1 Isolated Systems with Full Wave Input Rectification

Figure 6 shows a system using full bridge rectification. In this case, it is necessary to provide a  $V_{\text{BIAS}}$  supply relative to input Neutral rail to provide a power source for the optocoupler U1 LED drive.



If V<sub>BIAS</sub> in Figure 6 is a 10 V rail, a choice of R4 of 20 k $\Omega$  would provide a ~500  $\mu$ A LED current in U1 which is sufficient to give a reliable output with the SFH615 optocoupler shown. This current conducts for 50% of the time (only for the AC half-cycle when Q1 is on). So the average consumption of this circuit is 10 V × 500  $\mu$ A C 0.5 ×  $\eta$ . For solutions using Power Integration devices, the value of  $\eta$  is >50 % even during worst case light load operation. This makes the total dissipation <5 mW.

Low cost transistor output optocoupler U1 can be replaced with a Darlington output optocoupler such as the IS127 or TLP127 to provide more margin for CTR reduction with age effecting the quality of the  $V_{zc}$  signal. Reducing the value of R3 will provide faster  $V_{zc}$  rising edges if required at the expense of some power consumption.



Figure 6 – Isolated System with Full Bridge Rectification.

The  $V_{\text{BIAS}}$  supply of Figure 6 must use an independent winding from the transformer of the DC-DC converter.

Figure 7 shows measured waveforms with a 9 V V<sub>BIAS</sub>, 5 V  $\mu$ C supply and R4 = 16 k $\Omega$ . The rise and fall times of the V<sub>ZC</sub> waveform are governed by the values of R4 (that limits the optocoupler LED current) and R3 (that determines the load on the optocoupler output). Both R3 and R4 can be reduced to reduce V<sub>ZC</sub> fall and rise times at the expense of power consumption both from the V<sub>BIAS</sub> supply and V<sub>OUT</sub>.





Figure 7 – V<sub>ZC</sub> Signal Waveforms with System Configuration of Figure 6.

Section 3.2.2 describes an alternative configuration for isolated systems using a half wave input rectification stage.

### 3.2.2 Isolated Systems with Half Wave Input Rectification

Figure 8 shows an isolated system using half wave rectification. The circuit shown is a simplification of the one in Figure 6. In this case, since all primary circuitry is referenced to the input Neutral line, the existing bias supply for the primary side power supply controller can be used to generate  $V_{\text{BIAS}}$ . All other considerations are the same.



Figure 8 – Isolated System with Half Wave Input Rectification.



## 4 AC Fault/Loss Detection

Loss of AC input can be detected using the circuits presented in Section 3. Circuit variants can be implemented to provide more detailed information on the status and faults on the input AC as discussed below.

## 4.1 AC Fault Detection

AC fault detection can be necessary to recognize conditions such as temporary line dropout or load short-circuits causing positive or negative half-cycles of the AC input voltage to be clipped.

The circuit in Figure 9 detects missing positive or negative half-cycles in a non-isolated system where the system  $\mu$ C is supplied with a +5 V supply relative to system Neutral. This circuit is used to describe the operation of the circuit but variants of the circuit for other types of non-isolated/isolated system configurations are then discussed.



Figure 9 – AC Fault Detection in a Non-isolated positive Output Voltage System.

The V<sub>ZC</sub> output waveform in Figure 9 is a pseudo square wave centered on 2.5 V. As such the absence of either positive or negative AC half-cycles can be represented to the  $\mu$ C without the losses normally associated with sensing the full AC line with a resistor divider.

The color coded lines and text indicate the turn on signals received by Q1 and Q2 on the relevant half-cycles of the input AC line. In phase 'A' of the AC line voltage, the gate of Q1 is taken positive relative to Neutral turning on Q1. In phase 'B' of the AC line voltage, Q1 is turned off and the anode of VR2 is  $\sim$ (-5.6-0.7) = -6.3 V relative to Neutral. But the gate of Q2 is 5.6 V higher due to VR3, resulting in a gate-source voltage of  $\sim$ -5.7 V on Q2 which in turn switches Q2 on.



If either half-cycle of the AC line is missing, the relevant switch Q1 or Q2 does not switch and  $V_{ZC}$  assumes a 2.5 V level as defined by resistor divider R3 and R4. Resistors R5 and R6 simple ensure that the relevant MOSFET Q1 or Q2 is off if no gate signal is received. Total power consumption for the resistors R3-R7 in Figure 9 is <0.3 mW. The waveforms resulting from various AC line faults are shown in Figure 10.



Figure 10 – Waveforms for Various AC Line Faults.

All components used in Figure 9 are low cost and selected to optimize for rugged operation over a wide temperature range. P and N-channel MOSFETs Q1 and Q2 are low cost small signal devices which can be substituted for many other low power MOSFETs such as the 2N7000 series for example as desired. It will be noted that Zener diodes VR1, VR2 and VR3 are chosen as 5.6 V devices (as opposed to the 6.8 V devices



in Section 3. This provides a slightly negative temperature coefficient in the Zener voltage to provide a similar temperature characteristic to the gate-source thresholds of Q1 and Q2 but is not critical for circuit operation. Resistor R5 limits fault current if Q1 or Q2 are short-circuited, allowing the 5 V output to the  $\mu$ C to be sustained for other system functions during this condition.

Figures 11 and 12 show measured results for the circuit in Figure 9. Tests were performed with R1+R2 = 1 M $\Omega$ . However tests in the range of R1+R2 = 150 k $\Omega$  to 1.5 M $\Omega$  were carried out and the waveforms in Figure 11 and 12 are representative.



Figure 11 – Measured Waveforms at 25 °C Ambient.





Figure 12 – Measured Waveforms at 100 °C Ambient.

Although not shown the circuit was measured with freezer spray applied as a very severe low temperature test. There were no measureable changes to the circuit performance.

Figure 13 shows an example of the AC fault detection configuration of Figure 9 but this time with an output where the  $\mu$ C is supplied with 5 V relative to system neutral (N).





Figure 13 – AC Fault Detection in a Non-isolated negative Output Voltage System.

The circuit shares many aspects with the one in Figure 9 with the main difference that the Zener VR3 is applied to the gate of the n-channel MOSFET Q1. This ensures that under a fault where the positive 'A' phase of the AC input is missing, that Q1 gate is not driven and Q1 remains off as required.

The fault waveforms with respect to the  $\mu$ C input as identical to those shown in Figure 10.

Configurations for isolated systems are also possible requiring 2 optocouplers to differentiate between the positive or negative phased of the AC input line. These circuits would need to be designed with information on the specific system. Contact your local Power Integrations office for specific support in cases of isolated systems.

## 4.2 AC Loss Detection

AC loss detection is typically used to provide time for system settings and memory to be backed up before power is lost. As such any of the circuits discussed so far can be used to provide this function if the  $\mu$ C uses the zero crossing transitions and a timer to verify that zero crossing signals are being received regularly at a time intervals appropriate to the AC line frequency in the region of operation.



## **5** Further Comments and Information

- In certain cases the tests results presented above are for nominal 115 VAC and 230 VAC line voltages. However CAPZero and the ZC signal generating circuit presented operate over a very wide range from <70 VAC to >300 VAC.
- Power Integrations offer a series of high-voltage power supply controllers for use in the DC-DC blocks shown in the above descriptions. Visit www.powerint.com for further details.



## 6 Revision History

Date	Author	Revision	Description and Changes	Reviewed
20-Jan-12	MM	2.0	Initial Release	Apps and Mktg



### For the latest updates, visit our website: www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

#### PATENT INFORMATION

The products and applications illustrated herein (including transformer construction and circuits' external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at <u>www.powerint.com</u>. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm.

The PI Logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, CAPZero, SENZero, LinkZero, HiperPFS, HiperTFS, HiperLCS, Qspeed, EcoSmart, Clampless, E-Shield, Filterfuse, StackFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©Copyright 2011 Power Integrations, Inc.

### **Power Integrations Worldwide Sales Support Locations**

#### WORLD HEADQUARTERS

5245 Hellyer Avenue San Jose, CA 95138, USA. Main: +1-408-414-9200 Customer Service: Phone: +1-408-414-9665 Fax: +1-408-414-9765 *e-mail: usasales@powerint.com* 

#### CHINA (SHANGHAI)

Rm 1601/1610, Tower 1 Kerry Everbright City No. 218 Tianmu Road West Shanghai, P.R.C. 200070 Phone: +86-021-6354-6323 Fax: +86-021-6354-6325

e-mail. chinasales@powerint.com

#### CHINA (SHENZHEN)

3<sup>rd</sup> Floor, Block A, Zhongtou International Business Center, No. 1061, Xiang Mei Road, FuTian District, ShenZhen, China, 518040 Phone: +86-755-8379-3243 Fax: +86-755-8379-5828 *e-mail: chinasales@powerint.com* 

#### GERMANY

Rueckertstrasse 3 D-80336, Munich Germany Phone: +49-89-5527-3911 Fax: +49-89-5527-3920 *e-mail: eurosales@powerint.com* 

#### INDIA

#1, 14<sup>th</sup> Main Road Vasanthanagar Bangalore-560052 India Phone: +91-80-4113-8020 Fax: +91-80-4113-8023 *e-mail: indiasales@powerint.com* 

#### ITALY

Via De Amicis 2 20091 Bresso MI Italy Phone: +39-028-928-6000 Fax: +39-028-928-6009 *e-mail: eurosales@powerint.com* 

#### JAPAN

Kosei Dai-3 Building 2-12-11, Shin-Yokohama, Kohoku-ku, Yokohama-shi, Kanagawa 222-0033 Japan Phone: +81-45-471-1021 Fax: +81-45-471-3717 *e-mail: japansales@powerint.com* 

### KOREA

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728 Korea Phone: +82-22016-6610 Fax: +82-22016-6630 *e-mail: koreasales@powerint.com* 

#### SINGAPORE

51 Newton Road, #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 Fax: +65-6358-2015 *e-mail:* singaporesales@powerint.com

#### TAIWAN

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu District Taipei 114, Taiwan R.O.C. Phone: +886-2-2659-4570 Fax: +886-2-2659-4550 *e-mail: taiwansales@powerint.com* 

#### EUROPE HQ

1st Floor, St. James's House East Street, Farnham Surrey GU9 7TJ United Kingdom Phone: +44 (0) 1252-730-141 Fax: +44 (0) 1252-727-689 *e-mail: eurosales@powerint.com* 

APPLICATIONS HOTLINE World Wide +1-408-414-9660

APPLICATIONS FAX World Wide +1-408-414-9760

