## Design Example Report

| Title | 86 W Output Automotive Power Supply for 800 V <br> Systems Using InnoSwitch |
| :--- | :--- |
| Specification | 300 VDC - 900 VDC Input; 13.5 V / 6.37 A Output |
| Application | Auxiliary Equipment Power Supply |
| Author | Automotive Systems Engineering Department |
| Document <br> Number | DER-952Q |
| Date | May 6, 2024 |
| Revision | 1.1 |

## Summary and Features

- Ultra-compact design for $800 \mathrm{~V}_{\mathrm{DC}} \mathrm{BEV}$ automotive applications
- Low component count (only 62 components) ${ }^{1}$ design with a single 1700 V power switch
- Wide-range start-up and operating input from $300 \mathrm{~V}_{\mathrm{DC}}$ to $900 \mathrm{~V}_{\mathrm{DC}}{ }^{2}$
- Reinforced 900 V isolated transformer (IEC-60664-1 and IEC-60664-4 compliant)
- $\geq 92 \%$ full-load efficiency across the input voltage range
- $1 \%$ output voltage line and load regulation
- Secondary-side output regulation
- Ambient operating temperature from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Complete fault protection, including output current limit and short-circuit protection
- Uses automotive-qualified AEC-Q surface mount (SMD) components ${ }^{3}$
- Low profile, 22 mm height

[^0]
## Table of Contents

1 Introduction ..... 5
2 Design Specification ..... 7
2.1 Electrical Specifications ..... 7
2.2 Isolation Coordination ..... 8
2.3 Environmental Specifications ..... 8
3 Schematic ..... 9
4 Circuit Description ..... 11
4.1 Input Filter ..... 11
4.2 High-Voltage Side Circuit ..... 11
4.3 Low-Voltage Side Circuit ..... 11
4.4 Precision Voltage Regulation (PVR) Circuit ..... 12
5 PCB Layout ..... 14
6 Bill of Materials ..... 18
7 Transformer Specification (T200) ..... 20
7.1 Electrical Diagram ..... 20
7.2 Electrical Specifications ..... 20
7.3 Transformer Build Diagram ..... 21
7.4 Material List ..... 21
7.5 Winding Instructions ..... 22
8 Transformer Design Spreadsheet ..... 30
9 Performance data ..... 33
9.1 No-Load Input Power ..... 35
9.2 Efficiency ..... 36
9.2.1 Line Efficiency ..... 36
9.2.2 Load Efficiency ..... 37
9.2.2.1 Load Efficiency at $85^{\circ} \mathrm{C}$ Ambient. ..... 37
9.2.2.2 Load Efficiency at $25^{\circ} \mathrm{C}$ Ambient. ..... 38
9.2.2.3 Load Efficiency at $-40^{\circ} \mathrm{C}$ Ambient ..... 39
9.3 Output Line and Load Regulation ..... 40
9.3.1 Load Regulation ..... 40
9.3.1.1 Load Regulation at $85^{\circ} \mathrm{C}$ Ambient ..... 40
9.3.1.2 Load Regulation at $25^{\circ} \mathrm{C}$ Ambient ..... 41
9.3.1.3 Load Regulation at $-40^{\circ} \mathrm{C}$ Ambient ..... 42
9.3.2 Line Regulation ..... 43
10 Thermal Performance ..... 44
10.1 Thermal Data at $85^{\circ} \mathrm{C}$ Ambient Temperature ..... 44
10.2 Thermal Image Data at $25^{\circ} \mathrm{C}$ Ambient Temperature ..... 45
11 Waveforms ..... 50
11.1 Start-Up Waveforms ..... 50
11.1.1 Output Voltage and Current at $25^{\circ} \mathrm{C}$ Ambient Temperature ..... 50
11.1.2 InnoSwitch3-AQ Drain Voltage and Current at $25^{\circ} \mathrm{C}$ Ambient Temperature 51
11.1.3 SR FET Drain Voltage and Current at $25^{\circ} \mathrm{C}$ Ambient Temperature ..... 52
11.1.4 Output Voltage and Current at $-40^{\circ} \mathrm{C}$ Ambient Temperature', ..... 53
11.1.5 InnoSwitch3-AQ Drain Voltage and Current at -40 ${ }^{\circ} \mathrm{C}$ Ambient Temperature 54
11.1.6 SR FET Drain Voltage and Current at $-40^{\circ} \mathrm{C}$ Ambient Temperature ..... 55
11.2 Steady-State Waveforms ..... 56
11.2.1 Switching Waveforms at $85^{\circ} \mathrm{C}$ Ambient Temperature. ..... 56
11.2.1.1 Normal Operation Component Stress ..... 56
11.2.1.2 InnoSwitch3-AQ and SR FET Drain Voltage at $85^{\circ} \mathrm{C}$ Ambient Temperature ..... 57
11.2.2 Switching Waveforms at $25^{\circ} \mathrm{C}$ Ambient Temperature. ..... 58
11.2.2.1 Normal Operation Component Stress ..... 58
11.2.2.2 InnoSwitch3-AQ Drain Voltage and Current at $25^{\circ} \mathrm{C}$ Ambient Temperature ..... 59
11.2.2.3 SR FET Drain Voltage and Current at $25^{\circ} \mathrm{C}$ Ambient Temperature ..... 60
11.2.2.4 Short-Circuit Response ..... 61
11.3 Load Transient Response ..... 62
11.3.1 Output Voltage Ripple with 0\% to 50\% Transient Load at $85^{\circ} \mathrm{C}$ Ambient Temperature ..... 63
11.3.2 Output Voltage Ripple with $50 \%$ to $100 \%$ Transient Load at $85{ }^{\circ} \mathrm{C}$ Ambient Temperature ..... 64
11.3.3 Output Voltage Ripple with $10 \%$ to $90 \%$ Transient Load at $85^{\circ} \mathrm{C}$ Ambient Temperature ..... 65
11.4 Output Ripple Measurements. ..... 66
11.4.1 Ripple Measurement Technique ..... 66
11.4.2 Output Voltage Ripple Waveforms ..... 67
11.4.2.1 Output Voltage Ripple at $85^{\circ} \mathrm{C}$ Ambient Constant Full Load ..... 67
11.4.2.2 Output Voltage Ripple at $25^{\circ} \mathrm{C}$ Ambient Constant Full Load ..... 68
11.4.2.3 Output Voltage Ripple at $-40^{\circ} \mathrm{C}$ Ambient Constant Full Load ..... 69
11.4.3 Output Ripple vs. Load ..... 70
11.4.3.1 Output Ripple at $85^{\circ} \mathrm{C}$ Ambient ..... 70
11.4.3.2 Output Ripple at $25^{\circ} \mathrm{C}$ Ambient ..... 71
11.4.3.3 Output Ripple at $-40^{\circ} \mathrm{C}$ Ambient ..... 72
12 Output Overload ..... 73
13 Maximum Output Power ..... 74
14 Revision History ..... 75

## Disclaimer:

The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may base on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein.

No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations, or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.

## 1 Introduction

This engineering report describes an 86 W single-output automotive power supply. It is intended for use in 800 V battery system electric vehicles supporting a wide input range of $300 \mathrm{~V}_{\mathrm{DC}}$ to $900 \mathrm{~V}_{\mathrm{DC}}$. This design uses the 1700 V rated INN3949CQ from the InnoSwitch3AQ family of ICs in a flyback converter configuration.
The design provides reinforced isolation between the primary (high-voltage input) and secondary (output) sides by complying with creepage and clearance requirements calculated according to IEC-60664 parts 1 and 4.
This document contains the power supply specifications, schematic diagram, printed circuit board (PCB) layout, bill of materials (BOM), magnetics specifications, and performance data.


Figure 1 - Populated Circuit Board, Entire Assembly.


Figure 2 - Populated Circuit Board, Top.


Figure 3 - Populated Circuit Board, Bottom.


Figure 4 - Populated Circuit Board, Side.
The design described here can deliver the full 86 W output power at $85{ }^{\circ} \mathrm{C}$ ambient temperature from $300 \mathrm{~V}_{\mathrm{DC}}$ to $900 \mathrm{~V}_{\mathrm{DC}}$ input voltage range. The 13.5 V output configuration allows the design to replace a vehicle's auxiliary battery as a power supply for the vehicle's 12 VDC system.
The InnoSwitch3-AQ IC maintains regulation by directly sensing the output voltage and providing fast, accurate feedback to the primary-side via FluxLink ${ }^{T M}$. Secondary-side control also enables synchronous rectification improving the overall efficiency compared to diode rectification, thus saving cost and space by eliminating the need for a heat sink.

## 2 Design Specification

The following tables below represent the minimum acceptable performance of the design. Actual performance is listed in the results section.

### 2.1 Electrical Specifications

| Description | Symbol | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Parameters |  |  |  |  |  |
| Positive DC Link Input Voltage Referenced to HV- | HV | 300 | 800 | 900 | V DC |
| Output Parameters |  |  |  |  |  |
| Output Voltage Parameters <br> Regulated Output Voltage Output Voltage Load and Line Regulation Ripple Voltage Measured on Board |  | $\begin{gathered} 13.37 \\ -1 \end{gathered}$ | 13.5 | $\begin{gathered} 13.64 \\ +1 \\ 500 \\ \hline \end{gathered}$ | VDC <br> \% <br> mV |
| Output Current Parameters Output Current | Iout |  | 6370 |  | mA |
| Output Power Parameters Continuous Output Power at $300 V_{D C}-900$ VDC Input | Pout |  | $86^{4}$ |  | W |
| Output Overshoot and Undershoot During Dynamic Load Condition | $\Delta$ Vout | -5 |  | +5 | \% |
| Operating Parameters |  |  |  |  |  |
| Operating Switching Frequency | fsw | 25 |  | 38 | kHz |

Table 1 - Electrical Specifications.

[^1]
### 2.2 Isolation Coordination

| Description | Symbol | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Blocking Voltage of INN3949CQ | BVDss |  |  | 1700 | V |
| System Voltage | Vsystem |  |  | 1370 | V |
| Working Voltage | Vworking |  |  | 900 | V |
| Pollution Degree | PD |  |  | 2 |  |
| CTI for FR4 | CTI | 175 |  |  |  |
| Rated Impulse Voltage | Vimpulse |  |  | 2.5 | kV |
| Altitude Correction Factor for $\mathrm{ha}_{\mathrm{a}}$ | Cha | 1.59 |  |  |  |
| Basic Clearance Distance Requirement | CLR Basit | 2.4 |  |  | mm |
| Reinforced Clearance Distance Requirement | CLRreinforced | 4.8 |  |  | mm |
| Basic Creepage Distance Requirement for PCB | CPG ${ }_{\text {basic(PCb) }}$ | 5.4 |  |  | mm |
| Reinforced Creepage Distance Requirement for PCB | CPG ${ }_{\text {reinforced(PCB) }}$ | 10.8 |  |  | mm |
| Isolation Test Voltage Between Primary and Secondary-Side for 60s | Viso | 3536 |  |  | $\mathrm{V}_{\text {RMS }}$ |
| Partial Discharge Test Voltage | $V_{\text {PD_TESt }}$ | 1860 |  |  | $V_{\text {PK }}$ |

Table 2 - Isolation Coordination ${ }^{5}$.

### 2.3 Environmental Specifications

| Description | Symbol | Min. | Typ. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Ambient Temperature | Ta | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Altitude of Operation | ha |  |  | 5500 | m |
| Relative Humidity | Rh |  |  | 85 | $\%$ |

Table 3 - Environmental Specifications.

[^2]
## 3 Schematic



Figure 5 - DER-952Q Schematic.


Figure 6 - DER-952Q Application with CMC and Film Capacitor Block Diagram. ${ }^{6}$

[^3]
## 4 Circuit Description

### 4.1 Input Filter

Bypass capacitors C202, C204, C205, C206, and C207 help filter input noise and are used to minimize the primary-side current loop. The capacitors are selected not to exceed $65 \%$ of their voltage rating and to maintain enough pad-to-pad distance to meet creepage and clearance requirements.

### 4.2 High-Voltage Side Circuit

The circuit design uses a flyback converter topology to provide an isolated low-voltage output from the high-voltage input. The flyback transformer T200 primary winding is connected to the high-voltage DC input and the drain terminal of the 1700 V SiC power MOSFET switch inside the INN3949CQ (IC200).
An R2CD-type snubber circuit is placed across the primary-side winding to limit the drainsource voltage peaks seen by the internal SiC MOSFET during turn-off. Two super-fast (or better) surface mount, AEC-Q qualified diodes (D200 and D201), are placed in series to meet creepage and clearance requirements. This also ensures that the reverse voltage across the diodes would not exceed 70\% of their maximum rating. Capacitors C200, C201, and C203 catch the energy from the leakage inductance of transformer T200. The capacitor values are selected to minimize the voltage ripple across the snubber resistor network and maintain near-constant power dissipation throughout the switching period. Resistors R200, R201, R203, R204, R206, and R207 dissipate the energy stored by the snubber capacitors. The resistor values are selected so that their average voltage will not exceed $80 \%$ of their maximum voltage rating and dissipate below $50 \%$ of their rated power.
The InnoSwitch3-AQ IC200 is self-starting, using an internal high-voltage current source to charge the BPP capacitor, C210. The INN3949CQ IC is guaranteed to operate at 30 V input but can typically start below this level.
The transformer T200 auxiliary winding provides power to the primary-side during normal operation. This minimizes the power derived from the internal high-voltage current source, improving overall efficiency and reducing heating of the IC200. The auxiliary winding output is rectified and filtered by diode D203 and capacitors C208 and C209. The filtered (DC) voltage is fed to the BPP pin through resistor R212.

In this design, the UV and OV features are disabled by shorting the $V$ pin to the SOURCE pin.

### 4.3 Low-Voltage Side Circuit

The secondary-side of the INN3949CQ provides output voltage sensing, output current sensing, and gate drive for the synchronous rectification MOSFET (SR FET). SR FETs Q100 and Q101 rectify the voltage across the secondary winding of the transformer T200, then filtered by output capacitors C102, C103, C104, and C105. An RC-type snubber formed by resistors R100, R101 and capacitor C100 dampens the high-frequency ringing in the SR FET Drain-Source nodes.

The secondary-side controller inside IC200 controls the switching of the SR FETs. Timing is based on the negative edge voltage transition sensed from the FWD pin via resistor R109. Capacitor C109 and resistor R109 form a low-pass filter that reduces voltage spikes seen by the FWD pin and ensures that the maximum rating of 150 V will not be exceeded.

In continuous conduction mode operation, the primary-side power MOSFET is turned off just before the secondary-side controller requests a new switching cycle from the primary. In discontinuous mode, the SR MOSFET is turned off when the voltage across it falls below a certain threshold, $\mathrm{V}_{\mathrm{SR}(\mathrm{TH})}$. Secondary-side control of the primary-side power MOSFET removes any possibility of cross-conduction between the two switches and ensures reliable SR operation.

The secondary-side of the IC is powered by either the secondary winding forward voltage (thru R109 and the FWD pin) or by the output voltage (thru the VOUT pin). In both cases, energy is used to charge the decoupling capacitor C110 via an internal regulator.

The INN3949CQ IC has an FB pin internal reference of 1.265 V. Resistors R105, and R106 form the basic voltage divider feedback network for InnoSwitch3-AQ designs. However, for this design, the output voltage value set by R105 and R106 is 10-15 \% higher than the target output voltage as a requirement for implementing the Precise Voltage Regulation circuit. Capacitor C106 provides decoupling from high-frequency noise affecting power supply operation. Capacitor C107 and R104 form a feedforward network to speed up the feedback response time and lower the output ripple.

Output current is sensed by monitoring the voltage drop across parallel resistors R102 and R103. The resulting current measurement is filtered with decoupling capacitor C108 and monitored across the IS and SECONDARY GROUND pins. An internal current sense threshold of around 35 mV is used to reduce losses. Once the threshold is exceeded, the INN3949CQ IC200 will adjust the number of pulses to maintain a fixed current output (CC mode). The IC will enter auto-restart (AR) operation when the output voltage is below $90 \%$ of regulation and recover when the load current is reduced below the CC limit. Schottky diode D102 limits the voltage across the IS pin to protect it during output shortcircuit events.

### 4.4 Precision Voltage Regulation (PVR) Circuit ${ }^{7}$

The PVR circuit improves output voltage regulation by using an external error amplifier with a high-precision reference voltage (ATL431) to control the FB pin. The PVR injects a DC bias current to the FB pin of INN3949CQ to reduce the DC error at the output. The ATL431 error amplifier network is placed after the current sense resistor to also compensate for the sense resistor voltage drop.

The ATL431LIBQDBZRQ1 is selected for its high precision and stability across temperatures. The output voltage is sensed through voltage dividers R113 and R114. The resistor values are chosen such that at the rated output voltage, the voltage at the REF

[^4]pin of IC100 equals its reference voltage of 2.5 V . Shunt regulator IC100 sinks cathode current proportional to the difference between the scaled output voltage and its internal reference. The amount of cathode current affects the amount of current injected into the InnoSwitch3's FB pin. Capacitor C113 together with resistor R113 forms an integrator to ensure the PVR circuit only corrects for DC error.

Resistor R111 and R112 provide the base current path for Q102 and the bias current for IC100. Together with R110, the values of these resistors are chosen such that IC100 and Q102 are kept away from saturation and provide an adequate allowance for the base and cathode currents to swing during transient load events. While operating in the forward active region, Q102 acts as a variable impedance in parallel to the upper feedback resistor R106.

## 5 PCB Layout

Layers:
Board Material:
Six (6)
Board Thickness:
FR4
Copper Weight:
1.6 mm


Figure 7 - DER-952Q Top Layer PCB Layout.


Figure 8 - DER-952Q Bottom Layer PCB Layout.


Figure 9 - DER-952Q Mid-Layer 1 PCB Layout


Figure 10 - DER-952Q Mid-Layer 2 PCB Layout.


Figure 11 - DER-952Q Mid-Layer 3 PCB Layout.


Figure 12 - DER-952Q Mid-Layer 4 PCB Layout.


Figure 13 - DER-952Q PCB Assembly (Top).
DETAIL A (Scale 3.5:1)


Figure 14 - DER-952Q PCB Assembly (Bottom).

## 6 Bill of Materials

| Item | Qty | Designator | Description | MFR Part Number | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | C100 | Ceramic Chip Capacitor 1000 pF C0G 630V 5\% 1206 | CGA5F4C0G2J102J085AA | TDK |
| 2 | 3 | $\begin{gathered} \hline \mathrm{C} 102, \mathrm{C103}, \\ \mathrm{C} 104 \end{gathered}$ | Polymer Aluminum Capacitor $560 \mu \mathrm{~F} \mathrm{AL} 25 \mathrm{~V} 20 \%$ $10.3 \times 10.3 \mathrm{~mm}$ | EEH-ZU1E561P | Panasonic |
| 3 | 1 | C105 | Ceramic Chip Capacitor $1 \mu$ F X7R 50V 10\% 1206 | CGA5L3X7R1H105K160AE | TDK |
| 4 | 1 | C106 | Ceramic Chip Capacitor 330 pF C0G 50V 5\% 0603 | CGA3E2C0G1H331J080AA | TDK |
| 5 | 1 | C107 | Ceramic Chip Capacitor 10 nF X7R 50V 10\% 0603 | C0603C103K5RACAUTO7411 | KEMET |
| 6 | 1 | C108 | Ceramic Chip Capacitor 2200 pF C0G 50V 5\% 0603 | GCM1885C1H222JA16D | Murata |
| 7 | 1 | C109 | Ceramic Chip Capacitor 330 pF COG 500V 10\% 1206 | C1206C331KCGACAUTO | KEMET |
| 8 | 1 | C110 | Ceramic Chip Capacitor 2.2 ¢F X7R 25V 20\% 1206 | CGA5L2X7R1E225M160AA | TDK |
| 9 | 1 | C113 | Ceramic Chip Capacitor $1 \mu \mathrm{~F}$ X7R 25V 20\% 0603 | CGA3E1X7R1E105M080AC | TDK |
| 10 | 3 | $\begin{gathered} \hline \text { C200, C201, } \\ \text { C203 } \end{gathered}$ | Ceramic Chip Capacitor 22 nF X7R 250V 10\% 1206 | GCJ31BR72E223KXJ1L | Murata |
| 11 | 5 | $\begin{gathered} \hline \text { C202, C204, } \\ \text { C205, C206, } \\ \text { C207 } \\ \hline \end{gathered}$ | Ceramic Chip Capacitor 150 nF X7R 500V 10\% 1210 | C1210X154KCRACAUTO | KEMET |
| 12 | 2 | C208, C209 | Ceramic Chip Capacitor 10 FF X7R 50V 10\% 1206 | CGA5L1X7R1H106K160AC | TDK |
| 13 | 1 | C210 | Ceramic Chip Capacitor 470 nF X7R 16V 10\% 0805 | AC0805KKX7R7BB474 | YAGEO |
| 14 | 1 | D100 | Zener Diode 15 V 365 mW SOD123 | PDZ15BGWX | Nexperia |
| 15 | 1 | D101 | Diode Standard $100 \mathrm{~V} 250 \mathrm{~mA} \mathrm{SOD}-323$ | BAS16J,115 | Nexperia |
| 16 | 1 | D102 | Schottky Diode 40 V 3 A SOD-123W | PMEG4030ER-QX | Nexperia |
| 17 | 2 | D200, D201 | Diode SCHOTTKY 1 kV 1 A DO-214AC (SMA) | ACURA107-HF | Comchip |
| 18 | 1 | D203 | Diode Standard 200 V 225 mA (DC) SMT SOD-123 | BAS21GWX | Nexperia |
| 19 | 1 | IC100 | Voltage References Automotive, high-bandwidth, low-IQ programmable shunt regulator | ATL431LIBQDBZRQ1 | Texas Instruments |
| 20 | 1 | IC200 | InnoSwitch3-AQ Vmos InSOP-24D <br> CV/CC QR Flyback Switcher IC with Integrated 1700 <br> V Switch and FluxLink Feedback for Automotive <br> Applications | INN3949CQ | Power Integrations |
| 21 | 2 | Q100, Q101 | N-Channel MOSFET $120 \mathrm{~V} 90 \mathrm{~A}(\mathrm{Ta}), 90 \mathrm{~A}(\mathrm{Tc}) 2.9$ <br> W (Ta) PowerDI5060-8 | DMT12H007LPS-138 | Diodes, Inc. |
| 22 | 1 | Q102 | $40 \mathrm{~V} / 0.2 \mathrm{~A} \mathrm{PNP} \mathrm{bipolar} \mathrm{transistor} \mathrm{SOT-23}$ | MMBT3906-7-F | Diodes, Inc. |
| 23 | 2 | R100, R101 | Thick Film Chip Resistor $12 \Omega 0.25 \mathrm{~W}$ 200V 5\% 1206 | AC1206JR-0712RL | YAGEO |
| 24 | 2 | R102, R103 | $\begin{aligned} & \text { Current Sense Resistor } 0.01 \Omega 0.25 \mathrm{~W} 200 \mathrm{~V} 0.5 \% \\ & 1206 \end{aligned}$ | WSL1206R0100DEA | Vishay |
| 25 | 1 | R104 | Thick Film Chip Resistor $10 \mathrm{k} \Omega$ 0.1W 75V 5\% 0603 | AC0603JR-0710KL | YAGEO |
| 26 | 1 | R105 | Thick Film Chip Resistor $10.2 \mathrm{k} \Omega 0.1 \mathrm{~W}$ 150V 1\% 0603 | RMCF0603FT10K2 | Stackpole |
| 27 | 1 | R106 | Thick Film Chip Resistor $110 \mathrm{k} \Omega 0.1 \mathrm{~W}$ 150V 5\% 0603 | RMCF0603JT110K | Stackpole |
| 28 | 2 | R107, R108 | Thick Film Chip Resistor $3.9 \Omega 0.125 \mathrm{~W}$ 150V 5\% 0805 | RMCF0805JT3R90 | Stackpole |
| 29 | 1 | R109 | Thick Film Chip Resistor $100 \Omega 0.125 \mathrm{~W}$ 150V 5\% 0805 | RMCF0805JT100R | Stackpole |
| 30 | 1 | R110 | Thick Film Chip Resistor 470 k $\Omega$ 0.1W 150V 5\% 0603 | RMCF0603JT470K | Stackpole |
| 31 | 1 | R111 | Thick Film Chip Resistor $33 \mathrm{k} \Omega$ 0.1W 150V 5\% 0603 | RMCF0603JT33K0 | Stackpole |
| 32 | 1 | R112 | Thick Film Chip Resistor $11 \mathrm{k} \Omega$ 0.1W 150V 5\% 0603 | RMCF0603JT11K0 | Stackpole |
| 33 | 1 | R113 | Thick Film Chip Resistor $110 \mathrm{k} \Omega 0.1 \mathrm{~W} 150 \mathrm{~V} 1 \%$ 0603 | RMCF0603FT110K | Stackpole |
| 34 | 1 | R114 | Thick Film Chip Resistor $24.9 \mathrm{k} \Omega 0.1 \mathrm{~W}$ 150V 1\% 0603 | RMCF0603FT24K9 | Stackpole |
| 35 | 1 | R115 | Thick Film Chip Resistor $100 \Omega 0.1 \mathrm{~W} 5 \% 0603$ | RMCF0603JT100R | Stackpole |

${ }^{8}$ DMT12H007LPS-13 is not AEC-Q qualified.

Power Integrations, Inc
Tel: +14084149200 Fax: +1 4084149201
www.power.com

| 36 | 6 | R200, R201, <br> R203, R204, <br> R206, R207 | MELF Resistors $150 \mathrm{k} \Omega$ 1W 200V 2\% MELF 0207 | CMB02070X1503GB200 | Vishay |
| :---: | :---: | :---: | :--- | :---: | :---: |
| 37 | 3 | R209, R210, <br> R211 | Thick Film Chip Resistor $43 \Omega 0.25 \mathrm{~W} 5 \% 1206$ | RMCF1206JT43R0 | Stackpole |
| 38 | 1 | R212 | Thick Film Chip Resistor 4.7 k $\Omega 0.1 \mathrm{~W} 150 \mathrm{~V} 5 \% 0603$ | RMCF0603JT4K70 | Stackpole |
| 39 | 1 | T200 | 86 W Power Transformer |  | Power Integrations |
| 40 | 2 | T200-Core | SSP-95A POT/3319 Ferrite Core | Sunshine |  |
| 41 | 1 | T200-Bobbin | Customized bobbin |  | Power Integrations |
| 42 | 2 | X100, X101 | 1 Pin Screw Terminal, Power Tap M5 Surface Mount | 7466105R | Würth |
| 43 | 1 | X200 | TERM BLOCK 1POS SIDE ENTRY SMD RED | SM99SO1VBNN04G7 | METZ CONNECT |
| 44 | 1 | X201 | TERM BLOCK 1POS SIDE ENTRY SMD BLACK | SM99S01VBNN00G7 | METZ CONNECT |

Table 4 - DER-952Q Bill of Materials ${ }^{9}$.

[^5]
## 7 Transformer Specification (T200)

### 7.1 Electrical Diagram



Figure 15 - Transformer Electrical Diagram.

### 7.2 Electrical Specifications

| Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power | Output power secondary-side |  |  | 86 | W |
| Input voltage Vdc | Flyback topology | 300 | 800 | 900 | V |
| Switching frequency | Flyback topology |  |  | 38 | kHz |
| Duty cycle | Flyback topology | 13.2 |  | 44.5 | \% |
| Np:Ns |  |  | 17.67 |  |  |
| Rdc | Primary-side |  | 1.66 |  | $\Omega$ |
| Rdc | Secondary-side |  | 6.03 |  | $\mathrm{m} \Omega$ |
| Coupling capacitance | Primary-side to secondary-side Measured at 1 VPK-PK, 100 kHz frequency, between pin 3 to pin 7, with pins 1-3 shorted and pins $7-12$ shorted at $25^{\circ} \mathrm{C}$ |  |  | 137 | pF |
| Primary inductance | Measured at $1 \mathrm{~V}_{\text {PK-PK, }} 100 \mathrm{kHz}$ frequency, between pin 1 to pin 3, with all other windings open at $25^{\circ} \mathrm{C}$ |  | 2663 |  | $\mu \mathrm{H}$ |
| Part to part tolerance | Tolerance of Primary Inductance | -5.0 |  | 5.0 | \% |
| Primary leakage inductance | Measured between pin 1 to pin 3, with all other windings shorted. |  |  | 26.63 | $\mu \mathrm{H}$ |

Table 5 - Transformer (T200) Electrical Specifications.

### 7.3 Transformer Build Diagram



Figure 16 - Transformer Build Diagram.

### 7.4 Material List

| Item | Description | Qty | UOM | Material | Manufacturer |
| :---: | :--- | :---: | :---: | :---: | :---: |
| [1] | Bobbin: MCT-POT3301 | 1 | PC | Phenolic | MyCoilTech |
| [2] | Core: POT33/19 | 2 | PCS | SSP-95A <br> (or equivalent) | Sunshine |
| [3] | WD1 (Pri): 0.30 mm FIW 4, Class F | 6250 | mm |  | Elektrisola |
| [4] | WD2 (Bias): 0.20 mm FIW 4, Class F | 300 | mm | Copper Wire | Elektrisola |
| [5] | WD3 (VOUT): <br> T22A01PXXX-3, AWG \#22 PFA .003" | 1800 | mm |  |  |
| [5] | 3M Polyimide Film Tape 5413, <br> width: 0.38in (9.65mm) |  | mm | 3M 5413 <br> $0.38 " ~ X ~ 36 Y D ~$ <br> (or equivalent) | 3M |

Table 6 - Transformer (T200) Material List.

### 7.5 Winding Instructions

WD1 (Pri)






Finishing

## 8 Transformer Design Spreadsheet

| 1 | DCDC_InnoSwitch3A Q_Flyback_031423; Rev.3.5; Copyright Power Integrations 2023 | INPUT | INFO | OUTPUT | UNITS | InnoSwitch3-AQ Flyback Design Spreadsheet |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | APPLICATION VARIABLES |  |  |  |  |  |
| 3 | VOUT | 13.50 |  | 13.50 | V | Output Voltage |
| 4 | OPERATING CONDITION 1 |  |  |  |  |  |
| 5 | VINDC1 | 900.00 |  | 900.00 | V | Input DC voltage 1 |
| 6 | IOUT1 | 6.370 |  | 6.370 | A | Output current 1 |
| 7 | POUT1 |  | Info | 86.00 | W | The device is capable of delivering 70W at the specified input voltage. Verify thermal performance. |
| 8 | EFFICIENCY1 |  |  | 0.85 |  | Converter efficiency for output 1 |
| 9 | Z_FACTOR1 |  |  | 0.50 |  | Z-factor for output 1 |
| 11 | OPERATING CONDITION 2 |  |  |  |  |  |
| 12 | VINDC2 | 300.00 |  | 300.00 | V | Input DC voltage 3 |
| 13 | IOUT2 | 6.370 |  | 6.370 | A | Output current 3 |
| 14 | POUT2 |  | Info | 86.00 | W | The device is capable of delivering 70W at the specified input voltage. Verify thermal performance. |
| 15 | EFFICIENCY2 |  |  | 0.85 |  | Converter efficiency for output 3 |
| 16 | Z_FACTOR2 |  |  | 0.50 |  | Z-factor for output 3 |
| 69 | PRIMARY CONTROLLER SELECTION |  |  |  |  |  |
| 70 | ILIMIT_MODE | STANDARD |  | STANDARD |  | Device current limit mode |
| 71 | VDRAIN_BREAKDOWN | 1700 |  | 1700 | V | Device breakdown voltage |
| 72 | DEVICE_GENERIC |  |  | INN39X9 |  | Device selection |
| 73 | DEVICE_CODE | INN3949CQ |  | INN3949CQ |  | Device code |
| 74 | PDEVICE_MAX |  |  | 70 | W | Device maximum power capability |
| 75 | RDSON_25DEG |  |  | 0.62 | $\Omega$ | Primary switch on-time resistance at $25^{\circ} \mathrm{C}$ |
| 76 | RDSON_125DEG |  |  | 1.10 | $\Omega$ | Primary switch on-time resistance at $125^{\circ} \mathrm{C}$ |
| 77 | ILIMIT_MIN |  |  | 1.767 | A | Primary switch minimum current limit |
| 78 | ILIMIT_TYP |  |  | 1.900 | A | Primary switch typical current limit |
| 79 | ILIMIT_MAX |  |  | 2.033 | A | Primary switch maximum current limit |
| 80 | VDRAIN_ON_PRSW |  |  | 0.34 | V | Primary switch on-time voltage drop |
| 81 | VDRAIN_OFF_PRSW |  |  | 1170 | V | Peak drain voltage on the primary switch during turn-off |
| 85 | WORST CASE ELECTRICAL PARAMETERS |  |  |  |  |  |
| 86 | FSWITCHING_MAX | 35000 |  | 35000 | Hz | Maximum switching frequency at full load and the valley of the minimum input AC voltage |
| 87 | VOR | 240.0 |  | 240.0 | V | Voltage reflected to the primary winding (corresponding to set-point 1) when the primary switch turns off |
| 88 | KP |  |  | 1.025 |  | Measure of continuous/discontinuous mode of operation |
| 89 | MODE_OPERATION |  |  | DCM |  | Mode of operation |
| 90 | DUTYCYCLE |  |  | 0.439 |  | Primary switch duty cycle |
| 91 | TIME_ON_MIN |  |  | 4.09 | us | Minimum primary switch on-time |
| 92 | TIME_ON_MAX |  | Info | 14.37 | us | Maximum primary switch on-time is greater than 11.75us: Increase the controller switching frequency or increase the VOR |
| 93 | TIME_OFF |  |  | 16.29 | us | Primary switch off-time |
| 94 | LPRIMARY_MIN |  |  | 2530.7 | uH | Minimum primary magnetizing inductance |
| 95 | LPRIMARY_TYP |  |  | 2663.9 | uH | Typical primary magnetizing inductance |
| 96 | LPRIMARY_TOL | 5.0 |  | 5.0 | \% | Primary magnetizing inductance tolerance |
| 97 | LPRIMARY_MAX |  |  | 2797.1 | uH | Maximum primary magnetizing inductance |
| 99 | PRIMARY CURRENT |  |  |  |  |  |
| 100 | IAVG_PRIMARY |  |  | 0.312 | A | Primary switch average current |
| 101 | IPEAK_PRIMARY |  |  | 1.575 | A | Primary switch peak current |

Power Integrations, Inc
Tel: +1 4084149200 Fax: +1 4084149201
www.power.com

| 102 | IPEDESTAL_PRIMARY |  |  | 0.000 | A | Primary switch current pedestal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 103 | IRIPPLE_PRIMARY |  |  | 1.575 | A | Primary switch ripple current |
| 104 | IRMS_PRIMARY |  |  | 0.573 | A | Primary switch RMS current |
| $\begin{aligned} & 108 \\ & 109 \end{aligned}$ | TRANSFORMER CONSTRUCTION PARAMETERS CORE SELECTION |  |  |  |  |  |
| 110 | CORE | POT33/19 |  | POT33/19 |  | Core selection |
| 111 | CORE NAME |  |  | POT33/19-JP95 |  | Core code |
| 112 | AE |  |  | 147.4 | $\mathrm{mm}{ }^{\wedge} 2$ | Core cross sectional area |
| 113 | LE |  |  | 51.0 | mm | Core magnetic path length |
| 114 | AL |  |  | 5500 | nH | Ungapped core effective inductance per turns squared |
| 115 | VE |  |  | 7517 | $\mathrm{mm} \wedge 3$ | Core volume |
| 116 | BOBBIN NAME |  |  | POT33/19 |  | Bobbin name |
| 117 | AW |  |  | 49.4 | $\mathrm{mm}{ }^{\wedge} 2$ | Bobbin window area - only the bobbin width and height are used to assess fit by the magnetics builder |
| 118 | BW |  |  | 10.50 | mm | Bobbin width |
| 119 | BH |  |  | 4.70 | mm | Bobbin height |
| 120 | MARGIN |  |  | 0.0 | mm | Bobbin safety margin |
| 122 | PRIMARY WINDING |  |  |  |  |  |
| 123 | NPRIMARY |  |  | 106 |  | Primary winding number of turns |
| 124 | BPEAK |  |  | 3725 | Gauss | Peak flux density |
| 125 | BMAX |  |  | 2756 | Gauss | Maximum flux density |
| 126 | BAC |  |  | 1378 | Gauss | AC flux density (0.5 x Peak to Peak) |
| 127 | ALG |  |  | 237 | nH | Typical gapped core effective inductance per turns squared |
| 128 | LG |  |  | 0.748 | mm | Core gap length |
| 130 | SECONDARY WINDING |  |  |  |  |  |
| 131 | NSECONDARY | 6 |  | 6 |  | Secondary winding number of turns |
| 133 | BIAS WINDING |  |  |  |  |  |
| 134 | NBIAS |  |  | 5 |  | Bias winding number of turns |
| $\begin{aligned} & \hline 138 \\ & 139 \\ & \hline \end{aligned}$ | PRIMARY COMPONENTS SELECTION LINE UNDERVOLTAGE/OVERVOLTAGE |  |  |  |  |  |
| 140 | UVOV Type | UV Only |  | UV Only |  | Input Undervoltage/Overvoltage protection type |
| 141 | UNDERVOLTAGE PARAMETERS |  |  |  |  |  |
| 142 | BROWN-IN REQUIRED | 30.00 |  | 30.00 | V | Required DC bus brown-in voltage threshold |
| 143 | UNDERVOLTAGE ZENER DIODE | BZM55C9V1 |  | BZM55C9V1 |  | Undervoltage protection zener diode |
| 144 | VZ |  |  | 9.10 | V | Zener diode reverse voltage |
| 145 | VR |  |  | 6.80 | V | Zener diode reverse voltage at the maximum reverse leakage current |
| 146 | ILKG |  |  | 2.00 | uA | Zener diode maximum reverse leakage current |
| 147 | BROWN-IN ACTUAL |  |  | $\begin{gathered} 22.99- \\ 29.55 \end{gathered}$ | V | Actual brown-in voltage range using standard resistors |
| 148 | BROWN-OUT ACTUAL |  |  | $\begin{gathered} 19.76- \\ 26.44 \\ \hline \end{gathered}$ | V | Actual brown-out voltage range using standard resistors |
| 149 | OVERVOLTAGE PARAMETERS |  |  |  |  |  |
| 150 | OVERVOLTAGE REQUIRED |  | Info |  | V | For UV Only design, overvoltage feature is disabled |
| 151 | OVERVOLTAGE DIODE |  | Info |  |  | OV diode is used only for the overvoltage protection circuit |
| 152 | VF |  |  |  | V | OV diode forward voltage |
| 153 | VRRM |  |  |  | V | OV diode reverse voltage |
| 154 | PIV |  |  |  | V | OV diode peak inverse voltage |
| 155 | LINE_OVERVOLTAGE |  |  |  | V | For UV Only design, line overvoltage feature is disabled |
| 156 | DC BUS SENSE RESISTORS |  |  |  |  |  |
| 157 | RLS_H |  |  | 0.70 | $M \Omega$ | Connect five 140 kOhm DC bus upper sense resistors to the V-pin for the required UV/OV threshold |

Power Integrations, Inc.
Tel: +14084149200 Fax: +1 4084149201
www.power.com

| 158 | RLS_L |  | 261 | k $\Omega$ | DC bus lower sense resistor to the V-pin for the required UV/OV threshold |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 161 | BIAS WINDING |  |  |  |  |
| 162 | VBIAS |  | 9.00 | V | Rectified bias voltage |
| 163 | VF_BIAS |  | 0.70 | V | Bias winding diode forward drop |
| 164 | VREVERSE_BIASDIODE |  | 51.45 | V | Bias diode reverse voltage (not accounting parasitic voltage ring) |
| 165 | CBIAS |  | 22 | uF | Bias winding rectification capacitor |
| 166 | CBPP |  | 0.47 | uF | BPP pin capacitor |
| $\begin{aligned} & 170 \\ & 171 \\ & \hline \end{aligned}$ | SECONDARY COMPONENTS SELECTION FEEDBACK COMPONENTS |  |  |  |  |
| 172 | RFB_UPPER |  | $100.00^{10}$ | $\mathrm{k} \Omega$ | Upper feedback resistor (connected to the output terminal) |
| 173 | RFB_LOWER |  | 10.20 | $\mathrm{k} \Omega$ | Lower feedback resistor |
| 174 | CFB_LOWER |  | 330 | pF | Lower feedback resistor decoupling capacitor |
| $\begin{aligned} & 178 \\ & 179 \\ & \hline \end{aligned}$ | MULTIPLE OUTPUT PARAMETERS OUTPUT 1 |  |  |  |  |
| 180 | VOUT1 |  | 13.50 | V | Output 1 voltage |
| 181 | IOUT1 | 6.370 | 6.370 | A | Output 1 current |
| 182 | POUT1 |  | 86.00 | W | Output 1 power |
| 183 | IRMS_SECONDARY1 |  | 11.306 | A | Root mean squared value of the secondary current for output 1 |
| 184 | IRIPPLE_CAP_OUTPUT1 |  | 9.340 | A | Current ripple on the secondary waveform for output 1 |
| 185 | NSECONDARY1 |  | 6 |  | Number of turns for output 1 |
| 186 | VREVERSE_RECTIFIER1 |  | 64.44 | V | SRFET reverse voltage (not accounting parasitic voltage ring) for output 1 |
| 187 | SRFET1 | DMT12H007LPS-13 | $\begin{gathered} \hline \text { DMT12H00 } \\ \text { 7LPS-13 } \end{gathered}$ |  | Secondary rectifier (Logic MOSFET) for output 1 |
| 188 | VF_SRFET1 |  | 0.80 | V | SRFET on-time drain voltage for output 1 |
| 189 | VBREAKDOWN_SRFET1 |  | 120 | V | SRFET breakdown voltage for output 1 |
| 190 | RDSON_SRFET1 |  | 14 | $\mathrm{m} \Omega$ | SRFET on-time drain resistance at 25 deg C and VGS=4.4V for output 1 |
| 218 | PO_TOTAL |  | 86.00 | W | Total power of all outputs |

Table 7 - DER-952Q PIXIs Spreadsheet.

[^6]Power Integrations, Inc.
Tel: +14084149200 Fax: +1 4084149201
www.power.com

## 9 Performance data

Note: 1. Measurements were taken with the unit under test set-up inside a thermal chamber in a high-voltage (HV) safety room.


Figure 17 - High-Voltage Test Set-up.


Figure 18 - Test Set-up Inside the High-Voltage Room.
2. Unit under test was placed under a box inside the thermal chamber to eliminate the effects of airflow.


Figure 19 - Unit Under Test Placed Under a Box to Eliminate the Effect of Airflow.
3. Unit under test was soaked for 5 minutes at full load condition with every change in the input voltage during the start of every test sequence. For every loading condition, the unit under test was soaked for at least 1 min before measurements were taken.
4. List of equipment used for testing

| Equipment Type | Model Number | Specifications | Manufacturer |
| :---: | :---: | :---: | :---: |
| Power Supply | 62024P-600-8 | $600 \mathrm{~V} / 8 \mathrm{~A} / 2400 \mathrm{~W}$ DC PSU | Chroma |
| Power Supply | HP20 757152 | $2 \mathrm{kV} / 750 \mathrm{~mA} / 1.5 \mathrm{~kW}$ | Iseg |
| Electronic Load | DL3021 | $150 \mathrm{~V} / 40 \mathrm{~A} / 200 \mathrm{~W}$ DC ELOAD | Rigol |
| Electronic Load | PEL-2020A | 80V/20A/100W DC ELOAD | GW Instek |
| Power Meter | 66205 | $600 \mathrm{~V} / 30 \mathrm{~A} \mathrm{10kHz} \mathrm{Digital} \mathrm{Meter}$ | Chroma |
| Power Meter | WT310E | $600 \mathrm{~V} / 20 \mathrm{~A} \mathrm{100kHz} \mathrm{Digital} \mathrm{Meter}$ | Yokogawa |
| Current Meter | DMM-4050 | Precision Multimeter | Tektronix |
| High Voltage Measurement | TT-SI 9010A | 70 MHz 7000 V Differential Probe | Testec |
| High Voltage Measurement | TT-SI 9110 | 100 MHz 1400 V Differential Probe | Testec |
| Low Voltage Measurement | 701937 | 500 MHz 600 V Passive Probe | Yokogawa |
| Output Current Measurement | 701928 | $100 \mathrm{MHz} 30 \mathrm{Arms}^{\text {cmin }}$ Current Probe | Yokogawa |
| Component Current Measurement | CWTUM/015/B | $30 \mathrm{MHz} 30 \mathrm{~A}_{\text {peak }}$ Rogowski Coil | CWT |
| Component Current Measurement | CWTUM/06/R | 30 MHz 120 A peak $^{\text {Rogowski Coil }}$ | CWT |
| Thermocouple Measurement | GL840 | 20 channel Data Logger | Graphtec |
| Thermal Image | TiX580 | $1000^{\circ} \mathrm{C}$ Thermal Imagin Camera | Fluke |
| Oscilloscope | DLM5058 | 2.5GS/s 500MHz Mixed Signal | Yokogawa |

### 9.1 No-Load Input Power

Figure 20 shows the test set-up diagram for no-load input current acquisition. The voltage metering point is placed before the ammeter; this is done to prevent the voltage-sensing bias current from affecting the input current measurement. The ammeter used was Chroma Digital Power Meter 66205.


Figure $\mathbf{2 0}$ - No-Load Input Power Measurement Diagram.
The unit was soaked for ten minutes before starting data averaging fifty thousand samples over one minute. Analog filtering is also enabled to improve measurement accuracy.


Figure 21 - No-Load Input Power vs. Input Voltage ( $25^{\circ} \mathrm{C}$ Ambient).

### 9.2 Efficiency

### 9.2.1 Line Efficiency

Line efficiency describes how input voltage affects the unit's overall efficiency. The points in the graph are taken from $100 \%$ load conditions.


Figure 22 - Full Load Efficiency vs. Input Line Voltage.

### 9.2.2 Load Efficiency

Load efficiency describes how the change in output loading conditions affects the unit's overall efficiency.

### 9.2.2.1 Load Efficiency at $85^{\circ} \mathrm{C}$ Ambient



Figure 23 - Efficiency vs. Load at Different Input Voltages ( $85^{\circ} \mathrm{C}$ Ambient).

### 9.2.2.2 Load Efficiency at $25^{\circ} \mathrm{C}$ Ambient



Figure 24 - Efficiency vs. Load at Different Input Voltages ( $25^{\circ} \mathrm{C}$ Ambient).

### 9.2.2.3 Load Efficiency at $-40^{\circ} \mathrm{C}$ Ambient



Figure 25 - Efficiency vs. Load at Different Input Voltages ( $-40^{\circ} \mathrm{C}$ Ambient).

### 9.3 Output Line and Load Regulation

### 9.3.1 Load Regulation

Load Regulation describes how the change in output loading conditions affects the average output voltage of the unit.

### 9.3.1.1 Load Regulation at $85{ }^{\circ} \mathrm{C}$ Ambient



Figure 26 - Output Regulation vs. Load at Different Input Voltages ( $85^{\circ} \mathrm{C}$ Ambient).

### 9.3.1.2 Load Regulation at $25^{\circ} \mathrm{C}$ Ambient



Figure 27 - Output Regulation vs. Load at Different Input Voltages ( $25^{\circ} \mathrm{C}$ Ambient).

### 9.3.1.3 Load Regulation at $-40^{\circ} \mathrm{C}$ Ambient



Figure $\mathbf{2 8}$ - Output Regulation vs. Load at Different Input Voltages (-40 ${ }^{\circ} \mathrm{C}$ Ambient).

### 9.3.2 Line Regulation

Line Regulation describes how a change in input voltage conditions affects the average output voltage of the unit. The points in the following graph are only taken from 100\% load conditions.


Figure 29 - Output Voltage vs Input Voltage at Full Load.

## 10 Thermal Performance

### 10.1 Thermal Data at $85^{\circ} \mathrm{C}$ Ambient Temperature

The unit was placed inside a thermal chamber and soaked for at least 1 hour to allow component temperatures to settle. Figure 19 shows the setup for thermal measurement.

| Critical Components | Input Voltage |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{3 0 0}$ | $\mathbf{8 0 0}$ | $\mathbf{9 0 0}$ |
| InnoSwitch3-AQ (IC200) | 106.85 | 115.4 | 118.55 |
| Primary Snubber Resistor (R207) | 110.6 | 110.35 | 110.3 |
| Transformer Winding (T200) | 133.75 | 138.4 | 138.55 |
| Transformer Core (T200) | 124.7 | 131.3 | 131.35 |
| SR MOSFET (Q101) | 109.25 | 112 | 111.6 |
| SR MOSFET (Q100) | 109.6 | 112.1 | 111.8 |
| Secondary Snubber Resistor (R101) | 102.8 | 105.3 | 105.3 |
| Output Capacitor (C104) | 101.35 | 103.35 | 102.15 |

Table 8 - Thermal Data at $85^{\circ} \mathrm{C}$ at Different Input Voltages $\left({ }^{\circ} \mathrm{C}\right)$.


Figure 30 - Component Temperatures at $85^{\circ} \mathrm{C}$ Ambient, 900 V Input.

### 10.2 Thermal Image Data at $25^{\circ} \mathrm{C}$ Ambient Temperature

The following thermal scans are captured using a Fluke thermal imager after soaking for at least 1 hour in an enclosure to minimize the effect of airflow.

| Critical Components | Input Voltage |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{3 0 0}$ | $\mathbf{8 0 0}$ | $\mathbf{9 0 0}$ |
| InnoSwitch3-AQ (IC200) | 48.2 | 58.4 | 62.1 |
| Primary Snubber Resistors | 57.4 | 56.8 | 56.3 |
| Transformer (T200) | 63.6 | 68.7 | 70.5 |
| SR MOSFET (Q101) | 52.3 | 54.8 | 54.3 |
| SR MOSFET (Q100) | 50.7 | 53.0 | 54.1 |
| Secondary Snubber Resistor (R101) | 45.4 | 48.3 | 49.7 |
| Output Capacitor (C104) | 45.0 | 45.7 | 46.8 |

Table 9 - Thermals Data at $25^{\circ} \mathrm{C}$ at Different Input Voltages $\left({ }^{\circ} \mathrm{C}\right)$.


Figure 31 - PCB Bottom Thermal Scan at 300 V Input.


Figure 32 - PCB Top Thermal Scan at 300 V Input.


Figure 33 - PCB Bottom Thermal Scan at 900 V Input.


Figure 34 - PCB Top Thermal Scans at 900 V Input.

## 11 Waveforms

### 11.1 Start-Up Waveforms

The following measurements were taken by connecting the unit under test to a DC link capacitor charged ${ }^{11}$ to different test input voltages. Constant resistance load configuration was used for all start-up tests.

### 11.1.1 Output Voltage and Current at $25^{\circ} \mathrm{C}$ Ambient Temperature ${ }^{12,13}$



Figure 36 - Output Voltage and Current.
$800 \mathrm{~V}_{\mathrm{D}}, 2.12 \Omega$ Load.
CH1: Vin, $500 \mathrm{~V} /$ div.
CH2: Vout, $10 \mathrm{~V} /$ div.
CH3: Iout, 5 A / div.
Time: $200 \mathrm{~ms} / \mathrm{div}$.

Figure 35 - Output Voltage and Current.
$300 \mathrm{~V}_{\mathrm{DC}}, 2.12 \Omega$ Load.
CH1: Vin, $500 \mathrm{~V} /$ div.
CH2: Vout, $10 \mathrm{~V} / \mathrm{div}$.
CH3: Iout, 5 A / div.
Time: $200 \mathrm{~ms} / \mathrm{div}$.


Figure 37 - Output Voltage and Current.
$900 \mathrm{VDC}, 2.12 \Omega$ Load.
CH1: Vin, $500 \mathrm{~V} / \mathrm{div}^{2}$
CH2: Vout, $10 \mathrm{~V} / \mathrm{div}$.
CH3: Iout, 5 A / div.
Time: $200 \mathrm{~ms} / \mathrm{div}$.

[^7]
### 11.1.2 InnoSwitch3-AQ Drain Voltage and Current at $25^{\circ} \mathrm{C}$ Ambient Temperature ${ }^{14,15}$



Figure 39 - INN3949CQ Drain Voltage and Current. $800 \mathrm{~V}_{\mathrm{D}}, 2.12 \Omega$ Load.
CH1: VDS,InNo, $500 \mathrm{~V} /$ div.
CH2: $I_{d, i n n o, ~}^{2 A}$ / div.
CH3: Vin, $500 \mathrm{~V} / \mathrm{div}$.
Time: $200 \mathrm{~ms} / \mathrm{div}$.

Figure 38 - INN3949CQ Drain Voltage and Current. $300 \mathrm{VDC}, 2.12 \Omega$ Load.
$\mathrm{CH} 1: \mathrm{V}_{\mathrm{DS}, \mathrm{INNO},} 500 \mathrm{~V} /$ div.
CH2: Id,INNo, 2 A / div.
CH3: Vin, $500 \mathrm{~V} / \mathrm{div}$.
Time: $200 \mathrm{~ms} /$ div.


Figure 40 - INN3949CQ Drain Voltage and Current. $900 \mathrm{~V}_{\mathrm{D}}, 2.12 \Omega$ Load.
CH1: Vds,inno, $500 \mathrm{~V} /$ div.
CH2: Id,inno, 2 A / div.
CH3: Vin, $500 \mathrm{~V} / \mathrm{div}$.
Time: $200 \mathrm{~ms} / \mathrm{div}$.

[^8]
### 11.1.3 SR FET Drain Voltage and Current at $25^{\circ} \mathrm{C}$ Ambient Temperature ${ }^{16,17}$



風
Figure 42 - SR FET Drain Voltage and Current. $800 \mathrm{~V} \mathrm{DC}, 2.12 \Omega$ Load.
$\mathrm{CH} 1: \mathrm{V}_{\mathrm{DS}, \text { SRFET, }} 50 \mathrm{~V} /$ div.
CH2: Id,SREET, $20 \mathrm{~A} / \mathrm{div}$.
CH3: Vin, $500 \mathrm{~V} /$ div.
Time: $200 \mathrm{~ms} / \mathrm{div}$.

Figure 41 - SR FET Drain Voltage and Current.
$300 \mathrm{VDC}, 2.12 \Omega$ Load.
CH1: VDS,SREET, $50 \mathrm{~V} / \mathrm{div}$.
CH2: Id,SREET, $20 \mathrm{~A} / \mathrm{div}$.
CH3: Vin, $500 \mathrm{~V} / \mathrm{div}$.
Time: $200 \mathrm{~ms} /$ div.


Figure 43 - SR FET Drain Voltage and Current.
$900 \mathrm{~V}_{\mathrm{DC}}, 2.12 \Omega$ Load.
CH1: VDS,SRFET, $50 \mathrm{~V} /$ div.
CH2: Id,SRFET, $20 \mathrm{~A} / \mathrm{div}$.
CH3: Vin, $500 \mathrm{~V} / \mathrm{div}^{2}$.
Time: $200 \mathrm{~ms} /$ div.

[^9]
### 11.1.4 Output Voltage and Current at $-40^{\circ} \mathrm{C}$ Ambient Temperature ${ }^{18,19}$



Figure 45 - Output Voltage and Current.
$800 \mathrm{~V}_{\mathrm{Dc}}, 2.12 \Omega$ Load.
CH1: Vin, $500 \mathrm{~V} /$ div.
CH2: Vout, $10 \mathrm{~V} /$ div.
CH3: Iout, 5 A / div.
Time: $200 \mathrm{~ms} / \mathrm{div}$.

Figure 44 - Output Voltage and Current. $300 \mathrm{~V}_{\mathrm{DC}}, 2.12 \Omega$ Load.
CH1: Vin, $500 \mathrm{~V} / \mathrm{div}$.
CH2: Vout, $10 \mathrm{~V} /$ div.
CH3: Iout, 5 A / div.
Time: $200 \mathrm{~ms} /$ div.


Figure 46 - Output Voltage and Current.
$900 \mathrm{~V}_{\mathrm{DC}}, 2.12 \Omega$ Load.
CH1: Vin, $500 \mathrm{~V} / \mathrm{div}^{2}$
CH2: Vout, $10 \mathrm{~V} / \mathrm{div}$.
CH3: Iout, 5 A / div.
Time: $200 \mathrm{~ms} / \mathrm{div}$.

[^10]
### 11.1.5 InnoSwitch3-AQ Drain Voltage and Current at $-40^{\circ} \mathrm{C}$ Ambient Temperature ${ }^{20,21}$



Figure 48 - INN3949CQ Drain Voltage and Current. $800 \mathrm{~V}_{\mathrm{DC}}, 2.12 \Omega$ Load.
CH1: VDS,INNo, $500 \mathrm{~V} /$ div.
CH2: Id,INNo, $2.50 \mathrm{~A} / \mathrm{div}$.
CH3: Vin, $500 \mathrm{~V} / \mathrm{div}$.
Time: $200 \mathrm{~ms} / \mathrm{div}$.

Figure 47 - INN3949CQ Drain Voltage and Current. $300 \mathrm{VDC}, 2.12 \Omega$ Load. $\mathrm{CH} 1: \mathrm{V}_{\mathrm{Ds}, \mathrm{INNO},} 500 \mathrm{~V} /$ div. CH2: Id,inno, $2.50 \mathrm{~A} / \mathrm{div}$. CH3: Vin, $500 \mathrm{~V} / \mathrm{div}$. Time: $200 \mathrm{~ms} /$ div.


Figure 49 - INN3949CQ Drain Voltage and Current. $900 \mathrm{~V}_{\mathrm{Dc}}, 2.12 \Omega$ Load.
$\mathrm{CH} 1: \mathrm{V}_{\mathrm{ds}, \mathrm{INNO},} 500 \mathrm{~V} /$ div.
CH2: Id,INNo, $2.50 \mathrm{~A} / \mathrm{div}$.
CH3: $\mathrm{V}_{\mathrm{IN},} 500 \mathrm{~V} / \mathrm{div}$.
Time: $200 \mathrm{~ms} / \mathrm{div}$.

[^11]
### 11.1.6 SR FET Drain Voltage and Current at $-40^{\circ} \mathrm{C}$ Ambient Temperature ${ }^{22,23}$



Figure 51 - SR FET Drain Voltage and Current. $800 \mathrm{~V}_{\mathrm{DC}}, 2.12 \Omega$ Load.
CH 1 : $\mathrm{V}_{\mathrm{DS}, \text { SRFET, }} 50 \mathrm{~V} /$ div.
CH2: Id, ,SREET, $20 \mathrm{~A} / \mathrm{div}$.
CH3: Vin, $500 \mathrm{~V} /$ div.
Time: $200 \mathrm{~ms} /$ div.

Figure 50 - SR FET Drain Voltage and Current. $300 \mathrm{VDC}, 2.12 \Omega$ Load. CH1: VDS,SRFET, $50 \mathrm{~V} /$ div. CH2: Id,SRFET, $20 \mathrm{~A} / \mathrm{div}$. CH3: $\mathrm{V}_{\mathrm{IN},} 500 \mathrm{~V} / \mathrm{div}$. Time: $200 \mathrm{~ms} /$ div.


Figure 52 - SR FET Drain Voltage and Current.
$900 \mathrm{~V}_{\mathrm{DC}}, 2.12 \Omega$ Load.
CH1: VDS,SRFET, $50 \mathrm{~V} /$ div.
CH2: Id,SRFET, $20 \mathrm{~A} / \mathrm{div}$.
CH3: Vin, $500 \mathrm{~V} / \mathrm{div}^{2}$.
Time: $200 \mathrm{~ms} / \mathrm{div}$.

[^12]
### 11.2 Steady-State Waveforms

### 11.2.1 Switching Waveforms at $85^{\circ} \mathrm{C}$ Ambient Temperature

### 11.2.1.1 Normal Operation Component Stress

|  | Steady-State Switching Waveforms |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 85 ${ }^{\circ} \mathbf{C}$ Ambient, Full Load |  |  |  |  |  |  |

Table $1 \mathbf{0}$ - Summary of Critical Component Voltage Stresses at $85^{\circ} \mathrm{C}$ Ambient Temperature.

[^13]
### 11.2.1.2 InnoSwitch3-AQ and SR FET ${ }^{26}$ Drain Voltage at $85^{\circ} \mathrm{C}$ Ambient Temperature



Figure 53 - InnoSwitch3-AQ and SR FET Drain Voltage. ${ }^{27}$ 300 Voc, 6.37 A Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vds,inno, $500 \mathrm{~V} /$ div.
CH2: Vds,sReEt, $50 \mathrm{~V} / \mathrm{div}$.
Time: $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 55 - InnoSwitch3-AQ and SR FET Drain Voltage. $800 V_{D C}, 6.37$ A Load, $85^{\circ} \mathrm{C}$ Ambient.
CH 1 : Vos,inno, $500 \mathrm{~V} /$ div.
CH2: Vds,SRFET, $50 \mathrm{~V} / \mathrm{div}$.
Time: $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 54 - InnoSwitch3-AQ and SR FET Drain Voltage. 600 Voc, 6.37 A Load, $85^{\circ} \mathrm{C}$ Ambient. CH1: Vds,InNo, $500 \mathrm{~V} /$ div.
CH2: Vds,SRFET, $50 \mathrm{~V} / \mathrm{div}$.
Time: $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 56 - InnoSwitch3-AQ and SR FET Drain Voltage. $900 \mathrm{~V}_{\mathrm{DC}}$, 6.37 A Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vds,InNo, $500 \mathrm{~V} /$ div.
CH2: VDs,,SREET, $50 \mathrm{~V} / \mathrm{div}$.
Time: $10 \mu \mathrm{~s} / \mathrm{div}$.

[^14]
### 11.2.2 Switching Waveforms at $25^{\circ} \mathrm{C}$ Ambient Temperature

### 11.2.2.1 Normal Operation Component Stress

|  | $\begin{array}{c}\text { Steady-State Switching Waveforms } \\ \text { 25 }\end{array}{ }^{\circ} \mathbf{C}$ Ambient, Full Load |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |$]$

Table 11 - Summary of Critical Component Voltage Stresses at $25^{\circ} \mathrm{C}$ Ambient Temperature.

[^15]
### 11.2.2.2 InnoSwitch3-AQ Drain Voltage and Current at $25^{\circ} \mathrm{C}$ Ambient Temperature



Figure 57 - InnoSwitch3-AQ Drain Voltage and Current. 300 VDc, 6.37 A Load, $25^{\circ} \mathrm{C}$ Ambient.
CH1: Vds,inno, $500 \mathrm{~V} /$ div.
CH2: Id,Inno, 2 A / div.
Time: $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 59 - InnoSwitch3-AQ Drain Voltage and Current. $800 \mathrm{~V}_{\mathrm{DC}}$, 6.37 A Load, $25^{\circ} \mathrm{C}$ Ambient.
CH1: Vds,inno, $500 \mathrm{~V} /$ div.
CH2: Id,INNo, 2 A / div.
Time: $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 58 - InnoSwitch3-AQ Drain Voltage and Current. $600 \mathrm{~V}_{\mathrm{Dc}}$, 6.37 A Load, $25^{\circ} \mathrm{C}$ Ambient.
CH1: Vds,inno, $500 \mathrm{~V} /$ div.
CH2: Id,INNo, 2 A / div.
Time: $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 60 - InnoSwitch3-AQ Drain Voltage and Current. $900 \mathrm{~V}_{\mathrm{DC}}$, 6.37 A Load, $25^{\circ} \mathrm{C}$ Ambient.
$\mathrm{CH} 1: \mathrm{V}_{\mathrm{ds}, \mathrm{INNO},} 500 \mathrm{~V} /$ div.
CH2: Id,inno, 2 A / div.
Time: $10 \mu \mathrm{~s} / \mathrm{div}$.

### 11.2.2.3 SR FET Drain Voltage and Current at $25^{\circ} \mathrm{C}$ Ambient Temperature ${ }^{30}$



Figure 61 - SR FET Drain Voltage and Current. 300 Voc, 6.37 A Load, $25^{\circ} \mathrm{C}$ Ambient.
CH1: Vos,,SREET, $50 \mathrm{~V} /$ div.
CH2: Id,SRFET, $20 \mathrm{~A} / \mathrm{div}$.
Time: $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 63 - SR FET Drain Voltage and Current. 800 V DC, 6.37 A Load, $25^{\circ} \mathrm{C}$ Ambient.
CH1: VDS,SRFET, $50 \mathrm{~V} /$ div.
CH2: Id,SRFet, $20 \mathrm{~A} / \mathrm{div}$.
Time: $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 62 - SR FET Drain Voltage and Current. $600 V_{D C}$, 6.37 A Load, $25^{\circ} \mathrm{C}$ Ambient.
$\mathrm{CH} 1: \mathrm{Vds,SRFET}, 50 \mathrm{~V} /$ div.
CH2: Id,SREET, $20 \mathrm{~A} / \mathrm{div}$.
Time: $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 64 - SR FET Drain Voltage and Current. $900 \mathrm{~V}_{\mathrm{DC}}$, 6.37 A Load, $25^{\circ} \mathrm{C}$ Ambient.
CH 1 : $\mathrm{V}_{\mathrm{DS}, \text { SREET, }} 50 \mathrm{~V} /$ div.
CH2: Id,SRFet, $20 \mathrm{~A} / \mathrm{div}$.
Time: $10 \mu \mathrm{~s} / \mathrm{div}$.
${ }^{30}$ SR FET voltage waveform was taken from Q101.

### 11.2.2.4 Short-Circuit Response

The unit was tested by applying an output short-circuit during normal working conditions and then removing the short-circuit to see if the unit would recover and operate normally. The expected response during short-circuit is for the unit to go to AR (auto-restart) mode and attempt recovery every 1.7 to 2.11 seconds. Full load configuration is at 2.12 ohms constant resistance.


Figure 65 - InnoSwitch3-AQ and SR FET Drain Voltage. $300 \mathrm{~V}_{\mathrm{DC}}$, Full Load-Short-Full Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vds,Inno, $500 \mathrm{~V} /$ div.
CH2: Vos,sRFet, 50 V / div.
Time: $2 \mathrm{~s} / \mathrm{div}$.


Figure 67 - InnoSwitch3-AQ and SR FET Drain voltage. $800 \mathrm{~V}_{\mathrm{DC}}$, Full Load-Short-Full Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vds,InNo, $500 \mathrm{~V} /$ div.
CH2: Vds,spret, $50 \mathrm{~V} / \mathrm{div}$.
Time: $2 \mathrm{~s} / \mathrm{div}$.


Figure 66 - InnoSwitch3-AQ and SR FET Drain Voltage. 600 Voc, Full Load-Short-Full Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vds,Inno, $500 \mathrm{~V} /$ div.
CH2: Vds,spret, $50 \mathrm{~V} / \mathrm{div}$.
Time: 2 s / div.


Figure 68 - InnoSwitch3-AQ and SR FET Drain voltage. $900 \mathrm{~V}_{\mathrm{DC}}$, Full Load-Short-Full Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vds,InNo, $500 \mathrm{~V} /$ div.
CH2: Vds,spret, $50 \mathrm{~V} / \mathrm{div}$.
Time: 2 s / div.

### 11.3 Load Transient Response

Output voltage waveform on the board was captured with dynamic load transient from 0\% to $50 \%, 50 \%$ to $100 \%$, and $10 \%$ to $90 \%$. The duration for the load states is set to 100 ms , and the load slew rate is $100 \mathrm{~mA} / \mu \mathrm{s}$. The test is done at $85^{\circ} \mathrm{C}$ ambient temperature.

| Dynamic Load <br> Settings | $\mathbf{V}_{\text {IN }}$ <br> (V) | Vout(Max) <br> $(\mathbf{V})$ | Vout(MIN) <br> $\mathbf{( V )}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{0} \mathbf{0} \%$ to 50\% | 300 | 13.63 | 13.34 |
|  | 600 | 13.66 | 13.36 |
|  | 800 | 13.66 | 13.32 |
|  | 900 | 13.67 | 13.31 |
| $\mathbf{5 0 \%}$ to 100\% | 300 | 13.77 | 13.22 |
|  | 600 | 13.74 | 13.22 |
|  | 800 | 13.70 | 13.30 |
|  | 900 | 13.67 | 13.29 |
| $\mathbf{1 0 \%}$ to 90\% | 300 | 13.71 | 13.20 |
|  | 600 | 13.70 | 13.31 |
|  | 800 | 13.71 | 13.27 |
|  | $\mathbf{9 0 0}$ | 13.71 | 13.28 |

Table 12 - Load Transient Response.

### 11.3.1 Output Voltage Ripple with $0 \%$ to $50 \%$ Transient Load at $85^{\circ} \mathrm{C}$ Ambient Temperature



Figure 69 - Output Voltage and Current.
$300 \mathrm{~V}_{\mathrm{DC}}, 0$ A to 3.185 A Transient Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $500 \mathrm{mV} /$ div.
CH2: Iout, 5 A / div.
Time: $100 \mathrm{~ms} / \mathrm{div}$.


Figure $\mathbf{7 1}$ - Output Voltage and Current.
$800 \mathrm{~V}_{\mathrm{DC}} 0 \mathrm{~A}$ to 3.185 A Transient Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $500 \mathrm{mV} / \mathrm{div}$.
CH2: Iout, 5 A / div.
Time: $100 \mathrm{~ms} / \mathrm{div}$.


Figure $\mathbf{7 0}$ - Output Voltage and Current.
$600 \mathrm{~V}_{\mathrm{DC}} 0$ A to 3.185 A Transient Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $500 \mathrm{mV} /$ div.
CH2: Iout, 5 A / div.
Time: $100 \mathrm{~ms} / \mathrm{div}$.


Figure 72 - Output Voltage and Current.
$900 \mathrm{~V}_{\mathrm{DC}} 0 \mathrm{~A}$ to 3.185 A Transient Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $500 \mathrm{mV} /$ div.
CH2: Iout, 5 A / div.
Time: $100 \mathrm{~ms} / \mathrm{div}$.

### 11.3.2 Output Voltage Ripple with $50 \%$ to $100 \%$ Transient Load at $85^{\circ} \mathrm{C}$ Ambient Temperature



Figure 73 - Output Voltage and Current.
300 VdC,
3.185 A to 6.37 A Transient Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $500 \mathrm{mV} /$ div.
CH2: Iout, 5 A / div.
Time: $100 \mathrm{~ms} / \mathrm{div}$.


Figure 75 - Output Voltage and Current.
800 VDC,
3.185 A to 6.37 A Transient Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $500 \mathrm{mV} /$ div.
CH2: Iout, 5 A / div.
Time: $100 \mathrm{~ms} / \mathrm{div}$.


Figure 74 - Output Voltage and Current. $600 \mathrm{~V}_{\mathrm{DC}}$, 3.185 A to 6.37 A Transient Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $500 \mathrm{mV} /$ div. CH2: Iout, 5 A / div. Time: $100 \mathrm{~ms} / \mathrm{div}$.


Figure 76 - Output Voltage and Current. 900 VDC , 3.185 A to 6.37 A Transient Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $500 \mathrm{mV} /$ div.
CH2: Iout, 5 A / div.
Time: $100 \mathrm{~ms} / \mathrm{div}$.

### 11.3.3 Output Voltage Ripple with $10 \%$ to $90 \%$ Transient Load at $85^{\circ} \mathrm{C}$ Ambient Temperature



Figure 77 - Output Voltage and Current.
300 VDC,
637 mA to 5.73 A Transient Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $500 \mathrm{mV} /$ div.
CH2: Iout, 5 A / div.
Time: $100 \mathrm{~ms} / \mathrm{div}$.


Figure 79 - Output Voltage and Current.
$800 \mathrm{~V}_{\mathrm{DC}}$,
637 mA to 5.73 A Transient Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $500 \mathrm{mV} /$ div.
CH2: Iout, 5 A / div.
Time: $100 \mathrm{~ms} / \mathrm{div}$.


Figure 78 - Output Voltage and Current.
$600 \mathrm{~V}_{\mathrm{DC}}$,
637 mA to 5.73 A Transient Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $500 \mathrm{mV} /$ div.
CH2: Iout, 5 A / div.
Time: $100 \mathrm{~ms} / \mathrm{div}$.


Figure 80 - Output Voltage and Current. $900 \mathrm{~V}_{\mathrm{DC}}$,
637 mA to 5.73 A Transient Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $500 \mathrm{mV} /$ div.
CH2: Iout, 5 A / div.
Time: $100 \mathrm{~ms} /$ div.

### 11.4 Output Ripple Measurements

### 11.4.1 Ripple Measurement Technique

A modified oscilloscope test probe is used for output voltage ripple measurements to reduce spurious signals due to pick-up. Details of the probe modification are provided in Figure 81 and Figure 82 below.

A CT2708 probe adapter is affixed with a $1 \mu \mathrm{~F} / 50 \mathrm{~V}$ ceramic capacitor placed in parallel across the probe tip and GND terminal. A twisted pair of wires kept as short as possible is soldered directly to the probe and the output terminals.


Figure 81 - Oscilloscope Probe Prepared for Ripple Measurement. (End Cap and Ground Lead Removed.)


Figure 82 - Oscilloscope Probe with Cal Test CT2708 BNC Adapter. (Modified with Wires for Ripple Measurement, and a Parallel Decoupling Capacitor Added.)

### 11.4.2 Output Voltage Ripple Waveforms

Output voltage ripple waveform at full load was captured at the output terminals using the ripple measurement probe with a decoupling capacitor.

### 11.4.2.1 Output Voltage Ripple at $85^{\circ} \mathrm{C}$ Ambient Constant Full Load ${ }^{31}$



Figure 83 - Output Voltage Ripple.
300 Voc, 6.37 A Load, $85{ }^{\circ} \mathrm{C}$ Ambient. CH1: Vout, 100 mV / div.
Time: $20 \mathrm{~ms} /$ div.
$V_{\text {RIPPLE }}=359.83 \mathrm{mV}$.


Figure 85 - Output Voltage Ripple.
800 VDC, 6.37 A Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, 100 mV / div.
Time: $20 \mathrm{~ms} / \mathrm{div}$.
$V_{\text {RIPPLE }}=372.59 \mathrm{mV}$.


Figure 84 - Output Voltage Ripple. 600 Voc, 6.37 A Load, $85{ }^{\circ} \mathrm{C}$ Ambient. CH1: Vout, 100 mV / div.
Time: $20 \mathrm{~ms} / \mathrm{div}$.
$V_{\text {RIPPLE }}=372.73 \mathrm{mV}$.


Figure 86 - Output Voltage Ripple.
$900 \mathrm{~V}_{\mathrm{DC}}$, 6.37 A Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, 100 mV / div.
Time: $20 \mathrm{~ms} / \mathrm{div}$.
$V_{\text {RIPPLE }}=363.20 \mathrm{mV}$.

[^16]
### 11.4.2.2 Output Voltage Ripple at $25^{\circ} \mathrm{C}$ Ambient Constant Full Load ${ }^{32}$



Figure 87 - Output Voltage Ripple.
300 VDC, 6.37 A Load, $85{ }^{\circ} \mathrm{C}$ Ambient. CH1: Vout, $100 \mathrm{mV} / \mathrm{div}$.
Time: $20 \mathrm{~ms} / \mathrm{div}$.
$V_{\text {RIPPLE }}=381.02 \mathrm{mV}$.


Figure 89 - Output Voltage Ripple.
800 VDC, 6.37 A Load, $85^{\circ} \mathrm{C}$ Ambient. CH1: Vout, $100 \mathrm{mV} /$ div.
Time: $20 \mathrm{~ms} / \mathrm{div}$.
$V_{\text {RIPPLE }}=393.14 \mathrm{mV}$.


Figure 88 - Output Voltage Ripple.
600 V $D C, 6.37$ A Load, $85^{\circ} \mathrm{C}$ Ambient. CH1: Vout, $100 \mathrm{mV} /$ div.
Time: $20 \mathrm{~ms} / \mathrm{div}$.
$V_{\text {RIPPLE }}=387.90 \mathrm{mV}$.


Figure 90 - Output Voltage Ripple.
900 Voc, 6.37 A Load, $85{ }^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $100 \mathrm{mV} /$ div.
Time: $20 \mathrm{~ms} / \mathrm{div}$.
$V_{\text {RIPPLE }}=377.42 \mathrm{mV}$.

[^17]
### 11.4.2.3 Output Voltage Ripple at $-40^{\circ} \mathrm{C}$ Ambient Constant Full Load ${ }^{33}$



Figure 91 - Output Voltage Ripple.
300 Voc, 6.37 A Load, $85^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $100 \mathrm{mV} / \mathrm{div}$.
Time: $20 \mathrm{~ms} /$ div.
$V_{\text {RIPPLE }}=389.30 \mathrm{mV}$.


Figure 93 - Output Voltage Ripple.
800 V $\mathrm{DC}, 6.37$ A Load, $85^{\circ} \mathrm{C}$ Ambient. CH1: Vout, $100 \mathrm{mV} /$ div.
Time: $20 \mathrm{~ms} / \operatorname{div}$.
$V_{\text {RIPPLE }}=381.23 \mathrm{mV}$.


Figure 92 - Output Voltage Ripple.
600 Voc, 6.37 A Load, $85{ }^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $100 \mathrm{mV} /$ div.
Time: $20 \mathrm{~ms} / \mathrm{div}$.
$V_{\text {RIPPLE }}=394.37 \mathrm{mV}$.


Figure 94 - Output Voltage Ripple.
900 Voc, 6.37 A Load, $85{ }^{\circ} \mathrm{C}$ Ambient.
CH1: Vout, $100 \mathrm{mV} /$ div.
Time: $20 \mathrm{~ms} / \mathrm{div}$.
$V_{\text {RIPPLE }}=380.33 \mathrm{mV}$.

[^18]
### 11.4.3 Output Ripple vs. Load

### 11.4.3.1 Output Ripple at $85{ }^{\circ} \mathrm{C}$ Ambient



Figure 95 - Output Ripple Voltage Across Full Load Range ( $85^{\circ} \mathrm{C}$ Ambient).

### 11.4.3.2 Output Ripple at $25^{\circ} \mathrm{C}$ Ambient



Figure 96 - Output Ripple Voltage Across Full Load Range ( $25^{\circ} \mathrm{C}$ Ambient).

### 11.4.3.3 Output Ripple at $-40^{\circ} \mathrm{C}$ Ambient



Figure 97 - Output Ripple Voltage Across Full Load Range ( $-40^{\circ} \mathrm{C}$ Ambient).

## 12 Output Overload

The unit under test was placed inside a thermal chamber. The chamber was pre-heated to $85^{\circ} \mathrm{C}$ for at least 30 minutes before turning on the unit under test. The unit was soaked for at least 20 minutes for every change in the input voltage during the start of each test sequence. For every loading condition, the unit under test was soaked for at least 60 seconds before the voltage and current measurements on the output were taken.


Figure 98 - Output Overload Curve at $85^{\circ} \mathrm{C}$ Ambient Temperature.

## 13 Maximum Output Power

The unit under test was placed inside a thermal chamber. The chamber was pre-heated to $85{ }^{\circ} \mathrm{C}$ for at least 30 minutes before turning on the unit under test. The unit was soaked for at least 30 minutes for every change in the input voltage and loading condition during the start of each test sequence to allow component temperatures to settle. Maximum output power capability at a given input voltage was determined by finding the maximum loading condition in which the unit doesn't enter auto-restart (AR) mode operation or trigger any overtemperature protection. Case temperatures for select critical components were also considered in determining the maximum output power capability.


Figure 99 - Maximum Output Power Curve at $85^{\circ} \mathrm{C}$ Ambient Temperature.

| Input Voltage (V) | PIXIs Calculated Maximum Output Power ${ }^{34}$ <br> (W) | Measured Maximum Output Power (W) | Limiting Factor for Measured Maximum Output Power | Value |
| :---: | :---: | :---: | :---: | :---: |
| 200 | 86 | 86 | Design maximum output power reached | 86 W |
| 100 | 86 | 58.85 | Transformer winding temperature | $134.30^{\circ} \mathrm{C}$ |
| 60 | 5.1 | 5.42 | InnoSwitch3-AQ power limit | - |
| 40 | 2.1 | 1.63 | InnoSwitch3-AQ power limit | - |

Table 13 - Maximum Output Power Capability Limiting Factor.

[^19]
## 14 Revision History

| Date | Author | Revision | Description \& Changes | Reviewed |
| :---: | :---: | :---: | :--- | :---: |
| 15-Aug-23 | MR, JS | 1.0 | Initial Release. | Apps \& Mktg |
| 06-May-24 | JS | 1.1 | Text Changes. Updated Schematic. Updated <br> No-Load Figure. | Apps \& Mktg |
|  |  |  |  |  |

## For the latest updates, visit our website: www.power.com

Reference Designs are technical proposals concerning how to use Power Integrations' gate drivers in particular applications and/or with certain power modules. These proposals are "as is" and are not subject to any qualification process. The suitability, implementation and qualification are the sole responsibility of the end user. The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may be based on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein. No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

## Patent Information

The products and applications illustrated herein (including transformer construction and circuits' external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.power.com/ip.htm.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperLCS, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, PowiGaN, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2022, Power Integrations, Inc.

## Power Integrations Worldwide Sales Support Locations

## WORLD HEADQUARTERS

5245 Hellyer Avenue
San Jose, CA 95138, USA.
Main: +1-408-414-9200
Customer Service:
Worldwide: +1-65-635-64480
Americas: +1-408-414-9621
e-mail: usasales@power.com

## CHINA (SHANGHAI)

Rm 2410, Charity Plaza, No. 88, North Caoxi Road,
Shanghai, PRC 200030
Phone: +86-21-6354-6323
e-mail:chinasales@power.com

## CHINA (SHENZHEN)

17/F, Hivac Building, No. 2, Keji Nan 8th Road, Nanshan District, Shenzhen, China, 518057
Phone: +86-755-8672-8689
e-mail: chinasales@power.com

## GERMANY

(AC-DC/LED/Motor Control Sales) Einsteinring 24
85609 Dornach/Aschheim Germany
Tel: +49-89-5527-39100
e-mail: eurosales@power.com

GERMANY (Gate Driver Sales) HellwegForum 3
59469 Ense
Germany
Tel: +49-2938-64-39990
e-mail: igbt-driver.sales@
power.com

## INDIA

\#1, $14^{\text {th }}$ Main Road
Vasanthanagar
Bangalore-560052
India
Phone: +91-80-4113-8020
e-mail: indiasales@power.com

## ITALY

Via Milanese 20, $3^{\text {rd }}$. FI.
20099 Sesto San Giovanni (MI) Italy
Phone: +39-024-550-8701
e-mail: eurosales@power.com

JAPAN
Yusen Shin-Yokohama 1-chome Bldg. 1-7-9, Shin-Yokohama, Kohoku-ku Yokohama-shi,
Kanagawa 222-0033 Japan
Phone: +81-45-471-1021
e-mail: japansales@power.com

## KOREA

RM 602, 6FL
Korea City Air Terminal B/D, 159-6
Samsung-Dong, Kangnam-Gu,
Seoul, 135-728 Korea
Phone: +82-2-2016-6610
e-mail: koreasales@power.com

## SINGAPORE

51 Newton Road,
\#19-01/05 Goldhill Plaza
Singapore, 308900
Phone: +65-6358-2160
e-mail: singaporesales@power.com

## TAIWAN

5F, No. 318, Nei Hu Rd., Sec. 1
Nei Hu District
Taipei 11493, Taiwan R.O.C.
Phone: +886-2-2659-4570
e-mail: taiwansales@power.com

UK
Building 5, Suite 21
The Westbrook Centre
Milton Road
Cambridge
CB4 1YG
Phone: +44 (0) 7823-557484
e-mail: eurosales@power.com


[^0]:    ${ }^{1}$ Excluding input and output terminal blocks.
    ${ }^{2}$ Derated power below 300 V ${ }^{2}$ input.
    ${ }^{3}$ AEC-Q200 transformer qualification and AEC-Q qualified SR MOSFET selection belongs to final design.

[^1]:    ${ }^{4}$ For maximum output power capability at $\mathrm{V}_{\text {IN }}$ less than 300 V , see Section 13.

[^2]:    ${ }^{5}$ Clearance and creepage distances are derived from IEC 60664-1 and IEC 60664-4.

[^3]:    ${ }^{6}$ Addition of the external CMC and film capacitor is optional. The CMC and film capacitor are only necessary if there is a need to protect the unit from common mode noise. The film capacitor is added with the CMC to reduce CMC ripple current for lower losses and operating temperature. Filter component values should be calculated based on system application requirements.

[^4]:    ${ }^{7}$ Circuit implementation is optional. Application is only necessary if there is a need for output voltage regulation within $1 \%$.

[^5]:    ${ }^{9}$ All components are AEC-Q qualified except the SR MOSFET, connectors, and transformer.

[^6]:    ${ }^{10}$ Actual value implemented on the unit is $110 \mathrm{k} \Omega$ as requirement for implementing the Precision Voltage Regulator circuit.

[^7]:    ${ }^{11}$ Inrush current was limited by adding a $10 \Omega$ series resistor between the DC link capacitor and the unit under test.
    ${ }^{12}$ Voltage dip on the $\mathrm{V}_{\text {IN }}$ waveform is due to the effective line impedance from the DC link capacitor to the unit under test.
    ${ }^{13}$ Current waveforms were measured using a Yokogawa current probe.

[^8]:    ${ }^{14}$ The time between when $\mathrm{V}_{\mathrm{IN}}$ is turned on and the InnoSwitch starts switching is due to the additional $\mathrm{t}_{\mathrm{AR}}$ delay of InnoSwitch3.
    ${ }^{15}$ Current waveforms were measured using a Yokogawa current probe.

[^9]:    ${ }^{16}$ The time between when $\mathrm{V}_{\text {IN }}$ is turned on and the SR FET starts switching is due to the additional $\mathrm{t}_{\text {AR }}$ delay of InnoSwitch3.
    ${ }^{17}$ Current waveforms were measured using a Yokogawa current probe.

[^10]:    ${ }^{18}$ Voltage dip on the $\mathrm{V}_{\text {IN }}$ waveform is due to the effective line impedance from the $D C$ link capacitor to the unit under test.
    ${ }^{19}$ Current waveforms were measured using a Yokogawa current probe.

[^11]:    ${ }^{20}$ The time between when $\mathrm{V}_{\mathrm{IN}}$ is turned on and the InnoSwitch starts switching is due to the additional $\mathrm{t}_{\mathrm{AR}}$ delay of InnoSwitch3.
    ${ }^{21}$ Current waveforms were measured using a Rogowski coil.

[^12]:    ${ }^{22}$ The time between when $\mathrm{V}_{\text {IN }}$ is turned on and the SR FET starts switching is due to the additional $\mathrm{t}_{\mathrm{AR}}$ delay of InnoSwitch3.
    ${ }^{23}$ Current waveforms were measured using a Rogowski coil.

[^13]:    ${ }^{24}$ SR FET current is the sum of Q100 and Q101 currents.
    ${ }^{25}$ SR FET voltage was taken from Q101.

[^14]:    ${ }^{26}$ SR FET voltage waveform was taken from Q101.
    ${ }^{27}$ Intermittent spikes on the SR FET $V_{\text {DS }}$ waveform are due to the unit operating intermittently in CCM at $300 \mathrm{~V}_{\text {IN }}$.

[^15]:    ${ }^{28}$ SR FET current is the sum of Q100 and Q101 currents.
    ${ }^{29}$ SR FET voltage was taken from Q101.

[^16]:    ${ }^{31}$ Peak-to-peak voltage measurement recorded in each oscilloscope capture is the worst-case ripple which includes both the low frequency and high frequency switching voltage ripple (top portion of each capture).

[^17]:    ${ }^{32}$ Peak-to-peak voltage measurement recorded in each oscilloscope capture is the worst-case ripple which includes both the low frequency and high frequency switching voltage ripple (top portion of each capture).

[^18]:    ${ }^{33}$ Peak-to-peak voltage measurement recorded in each oscilloscope capture is the worst-case ripple which includes both the low frequency and high frequency switching voltage ripple (top portion of each capture).

[^19]:    ${ }^{34}$ Calculated maximum output power was only determined by using the PIXIs "Input Voltage Set-Points Analysis" feature. Component thermal calculations were not included in this column.

