## **BridgeSwitch-2** Family



High-Voltage, Self-Powered, Half-bridge Motor Driver with Integrated Device Protection and System Monitoring

## **Product Highlights**

#### **Highest Performance and Design Flexibility**

- Fully integrated half-bridge stage with up to 99% efficiency
- Eliminates external heat sink at rated continuous RMS current
- 600 V N-channel power FREDFETs
  - · Ultra-soft, fast recovery diode
- Accurate instantaneous phase current information output (IPH)
- Eliminates external sensing and amplification circuitry
- · Self-biased low-side and high-side drivers
- Eliminates need for auxiliary power supply
- Small footprint surface mount InSOP-24C package
  - · Exposed pads enable heat sinking through PCB
- · Controlled FREDFET switching speed reduces EMI
- Below 4 mW power consumption from a 325 VDC bus in Sleep Mode when self-supplied
- · Error Flag (EF) provides warning of severe system and device faults

#### **Enhanced Safety and Reliability Features**

- Adjustable cycle-by-cycle current limit for both FREDFETs
  - Fail-safe operation
- · Internal dual level thermal overload protection
- · Self-configuring system level monitoring input
- Four level DC bus undervoltage
- DC bus overvoltage
- System temperature
- Adaptive dead time
- Simultaneous conduction lockout protection
- Selectable latching or hysteretic over-temperature and sustained over-current protection

### Status Interface (FAULT)

- · Bi-directional bussed open Drain single wire interface
- Reports status updates to system MCU
  - · Successful power-up
  - · Internal over-current or temperature faults
  - · System level faults
  - Includes device identification
- Status query through system MCU
- · Device fault reset through system MCU

#### **Applications**

- 1 or 3-phase high-voltage PM and BLDC motor drives
- Appliances including dish washers, refrigerators and ceiling fans
- · Fans in high efficiency air conditioners
- Circulation pumps

#### **Description**

The BridgeSwitch™-2 family of integrated half-bridges dramatically simplifies the development and production of high-voltage inverter driven 1 or 3-phase PM or BLDC motor drives. It incorporates two high-voltage N-channel power FREDFETs with low and high-side drivers in a single small-outline package. The internal power FREDFETs offer ultra-soft and ultrafast diodes ideally suited for hard switched inverter drives. Both drivers are self-supplied eliminating the need for an external auxiliary power supply. BridgeSwitch-2 provides a unique instantaneous phase current output signal simplifying implementation of sensor-less control schemes. The low-profile, compact footprint surface mount package offers extended creepage distances and allows heat sinking of both power FREDFETs through the printed circuit board.




Figure 1. Typical 3-Phase Inverter Schematic (BRD246X).



Figure 2. InSOP-24C Package.

#### **Product Family**

Product <sup>3</sup> FREDFET DC Output Current <sup>1</sup>		Continuous Phase RMS Current <sup>2</sup>
BRD2x60C	1.0 A	0.22 A
BRD2x61C	1.7 A	0.50 A
BRD2x63C	3.0 A	0.75 A
BRD2x65C	5.5 A	1.00 A
BRD2x67C	11.5 A	1.33 A

Table 1. Phase Output Current Family Table. Notes:

- Continuous DC output current per FREDFET, calculated at 25 °C case and 125 °C junction temperature. Normally limited by internal circuitry.
- Continuous phase RMS current, internal self-supply, 340 V bus, trapezoidal commutation with 10 kHz high-side PWM, PCB heat sinking with 50 °C case temperature rise.
- 3. Package. C: InSOP-24C.

<b>Product Family</b>	Reporting	IPH Current Information
BRD216x	FAULT & ID	-
BRD226x	FAULT & ID	Yes
BRD236x	EF	-
BRD246x	EF	Yes

Table 2. Product Family Functional Overview.

BridgeSwitch-2 offers internal fault protection functions and external system level monitoring. Internal fault protection includes cycle-by-cycle current limit for both FREDFETs and two level thermal overload protection. External system level monitoring includes DC bus sensing with four undervoltage levels and one overvoltage level as well as driving external sensors such as an NTC. The bi-directional bussed single wire status interface reports observed status changes. The new Sleep Mode reduces per device consumption to less than 4 mW from a rectified AC mains bus when using self-supplied operation.




Figure 3. Functional Block Diagram BRD216X.




Figure 4. Functional Block Diagram BRD226X.




Figure 5. Functional Block Diagram BRD236X.




Figure 6. Functional Block Diagram BRD246X.

#### **Pin Functional Description**

#### HIGH-SIDE DRAIN (HD) Exposed Pad

The HD exposed pad is the electrical connection to the high-side power FREDFET Drain connection. It is also the input for the internal low-side and high-side self-supply circuitry.

#### **EXTERNAL CURRENT LIMIT LOW-SIDE (XL) Pin (Pin 1)**

This pin connects to a resistor to set the cycle-by-cycle current limit for the low-side power FREDFET.

# PHASE CURRENT OUTPUT (IPH) Pin (Pin 2, BRD226X/BRD246X)

This pin connects to a small signal resistor and provides low-side FREDFET Drain current information. The pin should be left floating if the function is not used. Function is not available with BRD216X/BRD236X.

#### SIGNAL GROUND (SG) Pin (Pins 3 and 10)

These pins are the ground reference connection for low-side controller small signal pins and the system micro-controller.

#### **BYPASS LOW-SIDE (BPL) Pin (Pin 4)**

This pin connects to the external bypass capacitor for the low-side controller and FREDFET Gate driver.

#### **CONTROL INPUT LOW-SIDE (INL) Pin (Pin 5)**

Active high logic level control input for the low-side power FREDFET.

#### **CONTROL INPUT HIGH-SIDE (/INH) Pin (Pin 6)**

Active low logic level control input for the high-side power FREDFET.

## STATUS COMMUNICATION (FAULT) Pin (Pin 7, BDR216X/BDR226X)

This open Drain pin connects to an I/O port of the system micro-controller to provide a status update. The pin should be connected to SIGNAL GROUND if the function is not used.

#### **SYSTEM MONITOR (SM) Pin (Pin 8)**

This pin is a self-configuring system monitor input. It configures itself into a high-voltage bus sense input if a resistor is connected to the high-voltage bus at power-up. It configures itself into an external temperature sense input if a resistance is connected to SYSTEM GROUND at power-up. The pin should be connected to SIGNAL GROUND if the function is not used.

#### **SLEEP MODE AND PROGRAMMING (SLP) Pin (Pin 9)**

This pin is the control input for entering the device into a deep sleep mode. An external programming resistor allows choosing between hysteretic or latching shutdown protection during over-temperature or sustained over-current faults. This pin should be left floating if the sleep mode and programming functions are not used.

#### DEVICE ID (ID) Pin (Pin 11 BRD216X/BRD226X)

This pin programs the device  ${\rm ID}$  at power-up. This pin should be left floating if the function is not used.




Figure 7. Pin Configuration for C Package (InSOP-24C) (Bottom View).

#### ERROR FLAG (EF) Pin (Pin 12, BRD236X/BRD246X)

This open DRAIN pin flags severe device level faults. It also serves as reset signal input for optionally selected latching shutdown protection. This pin should be left floating if the functions are not used.

#### **EXTERNAL CURRENT LIMIT HIGH-SIDE (XH) Pin (Pin 13)**

This pin connects to a resistor to set the cycle-by-cycle current limit for the high-side power FREDFET. The resistor is referenced to HALF BRIDGE CONNECTION.

#### BYPASS HIGH-SIDE (BPH) Pin (Pin 14)

This pin connects to the external bypass capacitor for the high-side FREDFET Gate driver. The capacitor is referenced to HALF BRIDGE CONNECTION.

#### **HALF-BRIDGE CONNECTION (HB) (Pin 16-19)**

This pin connects to the Source of the high-side power FREDFET and to the Drain of the low-side power FREDFET. It is also the reference for the BYPASS HIGH-SIDE and the EXTERNAL CURRENT LIMIT HIGH-SIDE pins.

#### **LOW-SIDE SOURCE (LS) (Pin 24)**

This pin is the low-side power FREDFET Source connection. It connects to the SIGNAL GROUND through a Kelvin connection.

#### **NOT CONNECTED (NC) Pins**

BRD216X - Pin 2 and Pin 12

BRD226X - Pin 12

BRD236X - Pin 2, Pin 7 and Pin 11

BRD246X - Pin 7 and Pin 11

These NC pins are not connected and should be left floating.

#### **BridgeSwitch-2 Functional Description**

BridgeSwitch-2 combines two high-voltage power FREDFETs, gate drivers and controllers into a single package. The FREDFETs are connected in a half-bridge configuration where their diode structure (ultra-soft and ultra-fast recovery) makes them ideal for hard-switched inverter-based motor drivers.

To reduce external components, the drive controllers feature integrated high-voltage current sources, allowing them to draw current directly from the high-voltage DC Bus. The high-side controller provides status update to the low-side controller which generates an instantaneous phase-current output signal (BRD226X/BRD246X). This unique capability allows the implementation of a sensorless motor control scheme. The controllers also ensure that the FREDFET turn-off is faster than turn-on resulting in an optimal balance between thermal performance and EMI.

BridgeSwitch-2 offers integrated fault protection and system level monitoring via a bi-directional single-wire status interface bus. Internal fault protection includes cycle-by-cycle current limit for both FREDFETs as well as two-level thermal overload protection. BridgeSwitch-2 offers sophisticated DC-bus sensing, providing four undervoltage levels and one overvoltage level, and can also support external sensors such as an NTC. Figures 3 to 6 show the functional block diagram of the device along with key features.

#### **BYPASS LOW-SIDE Pin and HIGH-SIDE Pin Regulator**

When self-supplied, the LOW-SIDE BYPASS (BPL) and the HIGH-SIDE BYPASS (BPH) pins have internal regulators that charge the C<sub>RDI</sub> and  $C_{BPH}$  capacitors to  $V_{BPL}$  and  $V_{BPH}$  voltages respectively. A current source connected to HIGH-SIDE DRAIN (HD) pad charges the C capacitor. Another current source connected to HD pad charges the  $C_{\mbox{\tiny RPH}}$  capacitor whenever the low-side FREDFET turns on.

Both current sources start charging once the HD pad voltage reaches  $V_{HD(START)}$  (min. 50 V). The BPL and BPH pins are the internal supply voltage nodes for the low-side and high-side controllers as well as gate drivers. When the low-side or high-side FREDFETs are on, the device operates from the energy stored in the  $C_{\mbox{\tiny BPI}}$  pin capacitor or the  $C_{RPH}$  capacitor, respectively.

In addition, when externally supplied there are shunt regulators clamping the BPL pin to  $\rm V_{BPL(SHUNT)}$  and the BPH pin to  $\rm V_{BPH(SHUNT)}$  when current is provided to the BPL and BPH pins from an external DC source through resistors RSL and RSH (see Figure 8). External supply




Figure 8. External BPL Pin and BPH Pin Power Supply Example.

voltage  $V_{\text{SUP}}$  is greater than bypass shunt regulator voltage  $V_{\text{BPX(SHUNT)}}$ plus the voltage drop of bootstrap diode DSH. A typical value is  $V_{\text{SUP}}$ = 15 V. Resistors  $R_{SL}$  and  $R_{SH}$  limit the external supply current to less than 12 mA (1.5 mA recommended). Shorting BPL or BPH pins from separate devices directly together is not recommended. External supply mode operation is recommended for PWM frequencies above 20 kHz.

#### **BYPASS LOW-SIDE Pin and HIGH-SIDE Pin Undervoltage Threshold**

The BPL and BPH pin undervoltage circuitries disable the respective power FREDFET when either the BPL or BPH pin voltage drops below  $V_{\text{BPL}}$ - $V_{\text{BPL}(\text{HYST})}$  or  $V_{\text{BPH}}$ - $V_{\text{BPH}(\text{HYST})}$  respectively during steady-state operation. Once either the BPL or BPH pin voltage fall below this threshold, it must rise back up to  $V_{\mbox{\tiny BPL}}$  or  $V_{\mbox{\tiny BPH}}$  respectively to enable power FREDFET switching.

#### **BYPASS LOW-SIDE Pin and HIGH-SIDE Pins Capacitor Selection**

Capacitors connected to the BYPASS LOW-SIDE pin and BYPASS HIGH-SIDE pin supply bias current for the low-side and the high-side controller and deliver the required Gate charge for turning on the low-side or the high-side power FREDFET. The BYPASS HIGH-SIDE pin capacitor supplies the high-side controller bias current over a time interval which is a function of the high-side commutation duty ratio and PWM frequency. The recommended maximum voltage ripple at the BYPASS HIGH-SIDE pin capacitor over this time interval is 250 mV. The minimum required capacitance value for both bypass low-side and bypass high-side is 1  $\mu$ F. The recommended bypass low-side capacitance is 1  $\mu$ F.

Given application operating conditions determine the required bypass high-side capacitance to keep ripple voltage below 250 mV. Figure 9 depicts the minimum recommended BYPASS HIGH-SIDE pin capacitance as function of high-side commutation duty ratio  $\mathbf{D}_{\!\scriptscriptstyle HS}$  and PWM frequency.




Figure 9. BYPASS HIGH-SIDE Pin Capacitance vs. High-Side Commutation Duty Ratio and PWM Frequency.

Note that multilayer chip capacitors (MLCC) can exhibit a significant DC bias characteristic. Selecting a BYPASS HIGH-SIDE pin capacitor (according to Figure 9) needs to take the possible capacitance reduction into account when biasing at  $V_{\mbox{\tiny BPH}}$ . Refer to the respective capacitor data sheet for details.




Figure 10. Minimum Low-Side Commutation Duty Ratio vs. BYPASS HIGH-SIDE Pin Capacitance and Low-Side PWM Frequency to Ensure Sufficient High-Side Self-Supply Current (High-Side Commutation Duty Ratio  $\leq$  0.90).

The capacitor on the BYPASS HIGH-SIDE pin recharges every time the low-side power FREDFET turns on. To ensure sufficient high-side self-supply current, the low-side power FREDFET on-time as a function of chosen bypass high-side capacitance, low-side commutation duty ratio  $D_{LS}$  and PWM frequency, should meet the minimum low-side commutation duty ratio requirement  $D_{LS(MIIN)}$  shown in Figure 10. The maximum recommended voltage ripple of 250 mV across the bypass high-side capacitor limits the minimum capacitance at lower PWM frequencies.

The minimum low-side commutation duty ratio D<sub>LS(MIN)</sub> depicted in Figure 10 scales with the applicable maximum high-side commutation duty ratio. For example, the minimum low-side commutation duty ratio D<sub>LS(MIN)</sub> in an application operating at  $f_{\text{PWM}}=6~\text{kHz}$  and a maximum high-side commutation duty ratio of D<sub>HS(MAX)</sub> = 0.90 is D<sub>LS(MIN)</sub> = 0.072. If the same application operates at a maximum high-side duty ratio of of D\*<sub>HS(MAX)</sub> = 0.95, then the D<sub>LS(MIN)</sub> increases by a factor of 0.95/0.90, making the new value of D\*<sub>LS(MIN)</sub> = 0.076.




Figure 11. Recommended Power-Up Sequence with Self-supplied Operation.

Time Point	Activity
t <sub>o</sub>	High-voltage DC bus is applied
t,	<ul> <li>Internal current source starts charging BPL pin capacitor once HD pin voltage reaches V<sub>HD(START)</sub></li> <li>System MCU may start setting low-side power FREDFET control signal INL to high</li> </ul>
t <sub>2</sub>	<ul> <li>BPL pin voltage reaches V<sub>BPL</sub> (typically 12.8 V)</li> <li>Device determines external device settings</li> <li>Internal Gate drive logic turns on low-side power FREDFET after device setup completes and once INL becomes high or if it is high already</li> <li>Internal current source starts charging BPH pin capacitor</li> </ul>
t <sub>3</sub>	<ul> <li>BPH pin voltage reaches V<sub>BPH</sub> with respect to HB pin (typically 12.8 V).</li> <li>Device starts communicating successful power-up through FAULT pin.</li> <li>Note: The device does not send a status update if the internal power-up sequence did not complete successfully.</li> </ul>
t <sub>4</sub>	<ul> <li>BridgeSwitch-2 is ready for steady-state operation (indicated by communicated status update starting at time point t<sub>3</sub>)</li> <li>System MCU turns off low-side power FREDFET</li> </ul>

Table 3. Power-Up Sequence with Self-Supplied Operation.

#### **Power-Up Sequence with Self-Supply**

BridgeSwitch-2 devices have self-supply supporting PWM frequencies of up to 20 kHz for commutation. For operation at PWM frequencies above 20 kHz, it is recommended that an external supply such as that shown in Figure 8 is used. To ensure sufficient voltage appears across the BYPASS LOW-SIDE pin capacitor and the BYPASS HIGH-SIDE pin capacitor at inverter start-up, the system micro-controller (MCU) should follow the power-up sequence depicted in Figure 11.

Table 3 lists activities occurring during the recommended power-up sequence.

The BYPASS LOW-SIDE pin capacitor  $C_{\rm BPL}$ , the BPL pin charge current  $I_{\rm CHI(LS)}$ , and the BYPASS LOW-SIDE pin voltage  $V_{\rm BPL}$  determine the charging time  $t_{\rm BPL}$  starting at time point  $t_{\rm I}$  (Figure 11):

$$t_{\text{BPLC}} = t_{\text{2}} - t_{\text{1}} = \frac{C_{\text{BPL}} \times V_{\text{BPL}}}{I_{\text{CH1(LS)}}}$$

The system MCU manages the power-up sequence by controlling the time point  $\rm t_2$  and duration  $\rm t_{INLS}$  for turning the low-side power FREDFET on and off. The MCU may pull the INL pin high any time after the full DC bus voltage is available (from time point  $\rm t_1$ ). However, the BridgeSwitch IC enables power MOSFET switching only after the BYPASS LOW-SIDE pin voltages reaches  $\rm V_{BPL}$  (typically 12.8 V) and setup completes.

A minimum on-time for the low-side FREDFET (tINLS) is required to ensure sufficient charging of the BPH pin capacitor, to allow for device set-up, and to permit the completion of a status update via the FAULT pin. It is controlled by the system MCU and depends on the capacitance  $C_{\mbox{\tiny BPH}}$ :

$$t_{\text{INLS}} = t_4 - t_2 \ge \frac{C_{\text{BPH}} \times V_{\text{BPH}}}{I_{\text{CH1(HS)}}} + 1 \, \text{ms}$$

This power-up sequence should also be followed after a latching shutdown, when in order to restart, the MCU sends a FAULT latch reset command (see Table 10 for details).

#### **Gate Drive Control Inputs**

The low-side and high-side power FREDFETs are controlled through INL and /INH logic inputs. Both inputs are compatible with 3.3 V and 5 V CMOS logic levels. The low-side power FREDFET is edge-triggered and latches on or off by transitions of the high INL signal during steady-state operation. In a similar fashion the high-side power FREDFET is controlled by the active low /INH signal. The INL input has an internal weak pull-down and the /INH input has an internal weak pull-up.




Figure 12. Simultaneous Conduction Lockout a) Not Active b) Active.

This prevents accidental power FREDFET turn-on in the event that one or both control inputs are floating.

BridgeSwitch-2 provides simultaneous-conduction lockout protection. A latch inhibits turn-on of the low-side power FREDFET Gate drive circuit until the rising edge of the high-side control signal /INH has occurred (see Figure 12). The latch also inhibits turn-on of the high-side power FREDFET Gate drive circuitry until the falling edge of the low-side control signal INL has occurred.

The inverse logic polarity of INL and /INH control inputs allows the option to tie both together in order to control both power FREDFETs with a single PWM signal. To prevent the possibility of FREDFET cross conduction, the integrated Gate-drive circuit inserts dead times as shown in Figure 13. The falling edge of the low-side power FREDFET control input INL reaching 50% of its initial value triggers the  $t_{\rm DLH}$  timer (Dead-Time low-side power FREDFET off to high-side power FREDFET on). The integrated Gate control logic enables turning on the high-side FREDFET Gate drive only after  $t_{\rm DLH}$  expires. The rising edge of the high-side power FREDFET control input /INH reaching 50% of its final value triggers the  $t_{\rm DHL}$  timer (Dead Time high-side power FREDFET off to low-side power FREDFET on). The integrated Gate control logic enables turning on of the low-side FREDFET Gate drive only after  $t_{\rm DHL}$  expires.




Figure 13. Adaptive Dead Time a) INL and /INH Inputs Tied Together b) INL and /INH Inputs Separate.

#### **Device Internal High-Side Status Update**

The BridgeSwitch-2 high-side controller provides status updates to the low-side controller. The status update reports triggering of device level protection such as high-side power FREDFET over current or low-side power FREDFET over-temperature WARNING or shutdown. Status update also includes device faults such as XH pin short or open circuit and loss of high-side power. The high-side controller provides an internal status update every time the low-side power FREDFET turns on. To ensure correct internal status updates, the system micro-controller must to set the INL control input high for at least  $t_{\text{INLH(COM)}}$  (see Figure 28 for details). INL input turn-on control signals shorter than  $t_{\text{INH,L(COM)}}$  may cause incomplete internal status updates followed by the device reporting a "HS Driver not ready" status update (see Table 7).

#### **Adjustable Cycle-by-Cycle Current Limit**

BridgeSwitch-2 devices feature cycle-by-cycle current limit protection for both, the low-side and the high-side power FREDFET. As soon as the power FREDFET current exceeds the respective current limit level threshold and after the leading edge blanking timer  $t_{\rm LEB}$  expires, the device turns off the power FREDFET. The FREDFET stays off until a turn-off edge followed by a turn-on edge is received at the respective INL or /INH control input. The device will also report the corresponding over-current fault either through the FAULT pin (BRD216X/BRD226X, see Table 7 for details) or the EF pin (BRD236X/BRD246X, see Table 11 for details).

The current limit level is set at device power-up by the value of the external small signal resistors  $R_{_{\rm XL}}$  and  $R_{_{\rm XH}}$  (see Figure 1) connected to either the XL pin and to the XH pin respectively. Programming voltage levels at XL and XH pins are internally pulled to SG or HB, respectively, once the device is ready for steady-state operation (refer to time point  $t_{_{\rm 4}}$  in Figure 11).

Table 4 shows the relationship between the resistor connected to the XL pin or XH pin and the selected current limit threshold level normalized to the default current limit level  $I_{\text{LIM(DEF)}}$ .

A resistor connected to the SLP pin (refer to Table 6) allows changing the default cycle-by-cycle handling of sustained low-side FREDFET over-current faults to a latching shutdown when the BridgeSwitch-2 IC

$R_{XL}/R_{XH} (k\Omega)^2$	I <sub>LIMIT(NORM)</sub>	$R_{XL}/R_{XH} (k\Omega)^2$	I <sub>LIMIT(NORM)</sub>
≤20¹	Fault	280	$0.68 \times I_{LIM(DEF)}$
42.2	$1.00 \times I_{LIM(DEF)}$	442	$0.60 \times I_{LIM(DEF)}$
68.1	$0.92 \times I_{LIM(DEF)}$	806	$0.52 \times I_{LIM(DEF)}$
110	$0.84 \times I_{LIM(DEF)}$	Open	I <sub>LIM(MIN)</sub>
174	$0.76 \times I_{LIM(DEF)}$		

Table 4. Current Limit Selection. Notes:

- 1. Constitutes XL/XH pin short-circuit fault, device inhibits switching.
- 2. The recommended resistance tolerance is  $\pm 1\%$ .

detects sixteen consecutive switch cycles that each trigger overcurrent protection. After the device has entered the optionally programmed sustained over-current latching shutdown mode, the system MCU can re-enable FREDFET switching by sending the fault-latch-reset command through the FAULT bus (BRD216X/ BRD226X, see Table 10 for details) or by pulling the ERROR FLAG bus high (BRD236X/BRD246X, see Figure 24 and 25 for details). Alternatively operation may resume after a full power-up sequence initiated by the system MCU.

FREDFET switching is disabled for  $R_{_{XL}}$  or  $R_{_{XH}}$  values smaller than  $20~\text{k}\Omega$  which causes the BridgeSwitch IC to provide either a LS driver not ready or a HS driver not ready status update through the FAULT pin (refer to Table 6). This prevents inverter malfunction in the event that the programming resistor is accidentally short-circuited. The device continues to accept LS FREDFET turn-on signals in case it detects a short-circuit at the XH pin. A detected short-circuit at the XL pin will eventually cause the HS FREDFET switching to cease operation as well because the BPH pin capacitor is only re-charged when the LS FREDFET turns on. The device selects the lowest current limit threshold when the XL pin or XH pin is left floating.

Connecting capacitors to the XL pin or XH pin is not recommended.

#### **Device Over-Temperature Protection**

BridgeSwitch-2 devices feature integrated dual level thermal overload protection. The device monitors the temperature of the low-side power FREDFET. It will send a status update through the STATUS COMMUNICATION pin (BRD216X/BRD226X) as soon as the low-side FREDFET reaches the lower Device Warning Temperature level  $T_{\rm wA}$  (see Table 7 for details). Depending on the fault handling mode selected on the SLP pin (refer to Table 6), the device either disables FREDFET switching permanently once the FREDFET temperature exceeds the Device Shutdown Temperature threshold  $T_{\rm SD}$  or enters a hysteretic shutdown mode to prevent device damage. Devices configured for hysteretic shutdown mode automatically re-enable switching when the FREDFET temperature has dropped to the thermal shutdown restart temperature  $T_{\rm RES(H)}$ .

In addition, BridgeSwitch IC will either report the over-temperature fault through the FAULT pin (BRD216X/BRD226X) or flag the fault on the EF pin (BRD236X/BRD246X). System level monitoring through the SYSTEM MONITOR pin continues and the device will report any additional status changes through the STATUS COMMUNICATION pin. The system MCU can re-enable FREDFET switching by sending the fault-latch-reset command through the FAULT bus (BRD216X/BRD226X, see Table 9 for details) or by pulling the ERROR FLAG bus high (BRD236X/ BRD246X, see Figures 24 and 25 for details). Alternatively operation may resume after a full power-up sequence initiated by the system MCU.

#### **Phase Current Information Output**

BridgeSwitch-2 BRD226X and BRD246X devices feature instantaneous motor winding phase current information through a resistor connected to the PHASE CURRENT OUTPUT pin as shown in Figure 14. The voltage across the small signal resistor is an analog representation of




Figure 14. Phase Current Information through IPH Pin with BBRD226X and BRD246X.

the low-side power FREDFET Drain to Source channel current. The system MCU can digitize this voltage and use it (for example) as an input to a motor control algorithm. The device supports independent phase current information through individual IPH pin resistors as shown in Figure 14.

The Phase Current Output Gain  $g_{_{IPH}}$  and the resistor  $R_{_{IPH}}$  connected to the PHASE CURRENT OUTPUT determine the voltage amplitude  $V_{_{IPH}}$  at a given phase current  $I_{_{PHASF}}$ :

$$V_{\text{IPH}} = R_{\text{IPH}} \times I_{\text{PHASE}} \times g_{\text{IPH}}$$

Maximum permissible voltage amplitude of V<sub>TDH</sub> is 3.0 V.

#### **External Current Sensing**

All BridgeSwitch-2 devices support discrete low-side FREDFET current sensing through an external current sense resistor in series with the LS pin. Figure 15 depicts an example of one possible implementation.

Voltage  $V_{\text{SHUNT}}$  is a direct representation of the motor winding current  $I_{\text{MOTOR}}$ . Resistor R1 and R2 set the gain of external amplifier U1. Resistor R3, C1, C2, and C3 provide noise filtering. Resistor R4 adds a DC offset  $V_{\text{OFFSFT}}$  to the amplifier U1 output signal  $V_{\text{OP}}$ .




Figure 15. External Current Sense Example Circuit.

$$V_{\text{OP}} = \left(1 + \frac{R1}{R2}\right) \frac{V_{\text{OFFSET}} \times R3 + I_{\text{MOTOR}} \times R_{\text{SHUNT}} \times R4}{R3 + R4}$$

The voltage differential  $V_{\text{SHUNT}}$  between SG and LS pins should not exceed  $\pm 0.33$  V. Current sense resistor  $R_{\text{SHUNT}}$  in series with the LS pin has to be sized appropriately.

#### **System Monitor Input**

BridgeSwitch-2 provides system level status updates through the SYSTEM MONITOR input. The SM pin can be used to track either the high-voltage (HV) DC bus voltage (see Figure 16) or the temperature of an external component through an NTC thermistor (see Figure 18). The SM pin is self-configuring. It automatically detects the type of external connection and adopts the appropriate circuit configuration at power-up.

#### **High-Voltage DC Bus Monitoring**

The SYSTEM MONITOR pin continuously monitors the high-voltage DC bus voltage level by sensing the current into this pin. The current  $\rm I_{SM}$  into the SM pin is a representation of the high-voltage bus voltage level  $\rm V_{BUS}$ :

$$I_{\text{SM}} = \frac{V_{\text{BUS}} - V_{\text{SM}}}{R_{\text{HV1}}}$$




Figure 16. High-Voltage Bus Monitoring with SYSTEM MONITOR Pin.

The bus voltage sensing circuitry has five distinct current thresholds as shown in Figure 17. Thresholds  $I_{_{UVSS'}}$   $I_{_{UVSS'}}$   $I_{_{UVSS'}}$  and  $I_{_{UV100}}$  are used to detect high-voltage-bus undervoltage conditions. Threshold  $I_{_{OV}}$  is used to detect a high-voltage bus overvoltage condition. The device reports a high-voltage bus fault through the STATUS COMMUNICATION pin anytime the current into the SM pin either drops below one of the four undervoltage thresholds or exceeds the overvoltage threshold (see Table 7 for details).




Figure 17. System Monitor Input Current Thresholds.

An undervoltage condition has to be present for at least  $t_{\text{D(UV)}}$  (typically 40 ms) before it is reported to the system MCU. The device also reports if a given undervoltage condition clears for at least  $t_{\text{D(UV)}}$ .

Note, during a bus brown-out condition, the device will report (for example a UV 70% status update) if the bus voltage falls below 177 V for at least  $t_{_{D(UV)}}$  with a 7  $M\Omega$  sensing resistance (refer to Tables 5 and 7). If in this example the bus voltage recovers and rises above 177 V for at least  $t_{_{D(UV)}}$ , the UV 70% condition clears and the device will provide a UV 85% status update.

If the SM pin current exceeds  $I_{\text{OV}}$  for at least  $t_{\text{D(OV)}}$  (typically 80  $\mu$ s), BridgeSwitch-2 terminates the current low-side or high-side power FREDFET on-time and reports the fault to the system MCU through the FAULT pin. It ignores any subsequent FREDFET turn-on signals received at either INL or /INH until the SM pin current has dropped by at least  $I_{\text{OV(HYST)}}$  for the duration  $t_{\text{D(OV)}}$ . The FAULT pin provides a status update once the high-voltage bus overvoltage condition has cleared.

The system MCU may decide to stop sending turn-on signals to other BridgeSwitch-2 devices in the inverter until the bus OV fault condition has cleared. A full power-up sequence for re-start is recommended after the bus OV fault clears. High-side BYPASS capacitors may have discharged due to the disabled low-side FREDFET switching during the bus OV fault. Table 5 lists nominal high-voltage bus monitoring thresholds with three different sensing resistor  $R_{\rm HVI}$  values.

Causius Basistas B	6 ΜΩ	7 ΜΩ	8 ΜΩ	
Sensing Resistor R <sub>HV1</sub>	Bus Voltage UV or OV Threshold			
I <sub>OV</sub> (typically 60 μA)	362 V	422 V	482 V	
I <sub>UV100</sub> (typically 35 μA)	212 V	247 V	282 V	
I <sub>UV85</sub> (typically 30 μA)	182 V	212 V	242 V	
I <sub>UV70</sub> (typically 25 μA)	152 V	177 V	202 V	
I <sub>UV55</sub> (typically 20 μA)	122 V	142 V	162 V	

Table 5. Effective High-Voltage Bus Monitoring Thresholds.

Using multiple sense resistors with different values on more than one device further increases the bus voltage sensing granularity. Overvoltage protection can be disabled by limiting the current into the SM pin to less than the  $I_{\mbox{\scriptsize OV}}$  threshold through Zener diode  $V_{\mbox{\scriptsize R1}}$  and resistor  $R_{\mbox{\scriptsize HV2}}$  as shown in Figure 19. Bus undervoltage sensing remains active in this configuration.


Adding a small capacitor (maximum 100 pF) to the SM pin can improve bus monitoring accuracy in noisy environments.

## **System Level Temperature Monitoring**

The SYSTEM MONITOR pin enables temperature monitoring of an external component through an NTC thermistor as shown in Figure 18. Resistor  $\rm R_2$  allows fine-tuning of the actual over-temperature threshold to achieve desired level with a given NTC resistor.

Current source  $I_{_{TM}}$  (typically 96  $\mu A)$  periodically injects a current into the NTC thermistor  $R_{_{NTC}}.$  Its resistance falls as temperature rises. Once the voltage level at the SM pin drops below V $_{_{TH(TM)}}$  (typically 1.2 V), the detected system level over-temperature fault is reported via the FAULT pin after delay timer  $t_{_{D(TM)}}$  expires (see Table 7 for details). The resistance of thermistor  $R_{_{NTC(TSYS)}}$  at the desired system over-temperature threshold  $T_{_{SYS}}$  determines  $R_2$ :

$$R_2 = 12.5 \text{ k}\Omega - R_{\text{NTC}(TSYS)}$$



 $V_z > 50 \text{ V}$ recommended for VR1

R<sub>HV2</sub>

SM

PI-8312-040517

Figure 18. External Component Thermal Monitoring with SYSTEM MONITOR Pin.

Figure 19. High-Voltage Bus Monitoring with Overvoltage Protection Disabled.




Figure 20. Programming of Sleep Mode, plus Over-Current and Over-Temperature Fault Handling.

#### **Sleep Mode and Programming**

The Sleep Mode and Programming pin has two functions. It sets the device into a optional sleep mode and it allows programming how BridgeSwitch-2 responds to sustained over-current and over-temperature faults.

At power-up, the BridgeSwitch-2 determines the resistance of the resistor  $\rm R_{SLP}$  connected to SLP (refer to Figure 20) and sets fault response shown in Table 6. If no external resistor ( $\rm R_{SLP}$ ) is connected to the DLP pin, the BridgeSwitch IC assumes default mode. Default mode is cycle-by-cycle current limit and latching over-temperature protection which is triggered when the low-side FREDFET temperature reaches the shutdown temperature threshold  $\rm T_{sp}$ .

$R_{SLP}$ (k $\Omega$ )	Low-Side Current Limit	Over-Temperature Response
9.53	Cycle-by-cycle	Hysteretic protection
133	Latching after 16 consecutive over- current switch cycles	Latching protection
Open <sup>1</sup>	Cycle-by-cycle	Latching protection

Table 6. Fault Response Programming. Notes:

1. Default setting.

The programming resistor values listed in Table 6 can be used for either a single SLP pin (Sleep Mode function is not used), or for two connected SLP pins (Sleep Mode function used in a single phase motor drive inverter) or for three connected SLP pins (Sleep Mode function used in a three phase motor driver inverter).

Sleep mode fully disables the device and reduces its power consumption to less than 4 mW when operating in self-supplied mode. During steady state operation, the SLP pin internal pull-down resistance keeps the voltage below the Sleep Mode Threshold Voltage  $V_{_{\rm SLP(TH)}}$ . A control signal applied to diode D1 (refer to Figure 20) sets the device into Sleep Mode by pulling the voltage level above the threshold  $V_{_{\rm SLP(TH)}}$ . Upon releasing the control signal applied at D1, BridgeSwitch-2 starts a standard power-up cycle (refer to Figure 11) and re-enables normal operation. Resistor R1 limits the current into the SLP pin. The recommended resistance for a 5 V control signal is 3.3 k $\Omega$ . A standard silicon diode is recommended for a 5 V control signal. A low forward voltage Schottky diode is recommended for a 3.3 V control signal.

Sleep mode is only active for devices operating with internal self-supply. That is BPL or BPH pins are not supplied externally through a resistor from a voltage source.

A resistor connected from the DC bus to the SM pin will increase overall inverter consumption depending on the value chosen (refer to  $R_{\mbox{\tiny HVI}}$  in Figure 16). For example, a 7  $\mbox{M}\Omega$  sense resistor consumes 16 mW from a 340 VDC bus.




Figure 21. Single Wire Status Communication Bus with Device ID Programming.

#### **The Status Communication Bus**

BridgeSwitch-2 IC provides status updates, including device or system level faults, to the system MCU through its open Drain FAULT pin. All FAULT pins connect to a single bus minimizing the number of pins occupied at the system MCU (as shown Figure 21). The bus is pulled up to the system supply voltage through pull-up resistance  $R_{\rm Up}$ . The minimum pull-up resistance  $R_{\rm Up}$  is 2 k $\Omega$  for  $V_{\rm Up}=3.3$  V or  $V_{\rm Up}=5$  V. Pull-up resistance  $R_{\rm Up}$  should not exceed 100 k $\Omega$ .

#### **Status Word**

BridgeSwitch-2 uses a 7-bit word followed by a parity bit to provide a status update (refer to Figure 23 for the timing diagram). Table 7 summarizes how various conditions are encoded. The 7-bit word consists of five blocks with status changes that cannot occur at the same time grouped together. This enables simultaneous reporting of multiple fault conditions to the system MCU. Grouping status

conditions also allows reporting if a given fault condition has cleared. Cleared fault reporting applies to system level faults (bits 0, 1, and 2) and to low-side FREDFET thermal warning and loss of internal communication (bits 3 and 4). The status register entry in the bottom row (7-bit word "000 00 0") encodes Device Ready status and is used to report a successful power-up sequence. The BridgeSwitch-2 IC device also sends this message to acknowledge a status request sent by the system MCU when a no-fault condition is present (see Table 10 for details). The parity bit is generated using odd parity.

Table 8 lists examples of possible status update codes the device may send to the system MCU and the resulting transmit time for the respective status update. Transmission times range from 290  $\mu s$  to 470  $\mu s$ .

Status	Parameter	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6
High-voltage bus OV	I <sub>ov</sub>	0	0	1	х	Х	Х	Х
High-voltage bus UV 100%	I <sub>UV100</sub>	0	1	0	х	Х	Х	Х
High-voltage bus UV 85%	I <sub>UV85</sub>	0	1	1	х	Х	Х	Х
High-voltage bus UV 70%	$I_{ ext{UV70}}$	1	0	0	Х	Х	Х	Х
High-voltage bus UV 55%	I <sub>UV55</sub>	1	0	1	Х	х	х	Х
System thermal fault	V <sub>TH(TM)</sub>	1	1	0	Х	х	х	Х
LS Driver not ready <sup>1</sup>	n/a	1	1	1	Х	х	х	Х
LS FET thermal warning	T <sub>WA</sub>	Х	Х	Х	0	1	х	Х
LS Device shutdown <sup>3</sup>	$T_{SD},t_{D(OCL)}$	Х	Х	Х	1	0	х	Х
HS Driver not ready <sup>2</sup>	I <sub>COM</sub>	Х	Х	Х	1	1	х	Х
LS FET over-current	V <sub>X(TH)</sub>	Х	Х	Х	х	х	1	Х
HS FET over-current	V <sub>X(TH)</sub>	Х	Х	Х	х	х	х	1
Device Ready (no faults)	n/a	0	0	0	0	0	0	0

Table 7. Status Word Encoding.

Notes:

1. Includes XL pin open/short-circuit fault and IPH pin to XL pin short-circuit.

Includes internal communication loss, supply out of range, and XH pin short-circuit fault.
 Includes LS FET thermal latching or hysteretic shutdown and LS FET sustained over-current protection.

Fault	7-Bit Word	Parity Bit	Transmit Time t <sub>transmit</sub> 1
Device Ready (no faults)	000 00 0 0	1	290 μs
High-voltage bus UV 100%	010 00 0 0	0	290 μs
LS FREDFET thermal warning and over-current	000 01 1 0	1	350 μs
System thermal fault, LS FET thermal warning, HS & LS FET over-current	110 01 1 1	0	410 μs
Maximum transmission duration	111 01 1 1	1	470 μs

Example Status Update Codes and Resulting Transmit Times.

1. Assumes  $t_{\text{ID}}$  = 80  $\mu s$  (device ID #3).

#### **Device ID Selection**

At power-up, each device assigns itself a unique device ID depending on the DEVICE ID pin connection. This device ID allows reporting of the physical location of a detected fault condition to the system MCU. The device ID is also used for bus arbitration purposes. Table 9 lists the device ID, resulting Device ID Time Period  $t_{\rm ID}$ , and how to program the respective ID through the ID pin (refer to Figure 21). Note that the system MCU is assigned automatically a default  $t_{\rm ID}$  = 160  $\mu s$ , thereby ensuring that it always wins bus arbitration.

Device ID	t <sub>id</sub>	ID Pin Connection
1	40 μs	Connected to BPL pin
2	60 μs	Floating
3	80 μs	Connected to SG pin
System MCU	160 μs	n/a

Table 9. Device ID Selection Through the ID Pin at Power-Up.

#### **Status Communication**

Communication on the FAULT bus initiates for one of the following three conditions:

- Ready-for-mission mode communication after a successful power-up.
- A FAULT-status-register-update communication initiated by one of the devices.
- A current-status communication following a query by the system micro-controller.

Figure 22 summarizes the status communication flowchart for all three cases listed above.

As well as a status query, the system micro-controller can also send a command to reset the status register (see Table 10 and steps 16 and 17 in Figure 22). A power-up sequence is recommended after sending this reset command (refer to Figure 11).




Figure 22. Status Communication Flowchart.

Figure 23 depicts the bit stream timing diagram BridgeSwitch-2 uses for a status update communication. The two logic states are encoded with two different voltage signal high-time periods at the STATUS COMMUNICATION pin followed by a low-time period  $t_{\rm LO}$  (typically 10  $\mu s$ ). A logic "1" is encoded with a period  $t_{\rm BIT1}$  (typically 40  $\mu s$ ) and a logic "0" is encoded with a period  $t_{\rm BIT1}$  (typically 10  $\mu s$ ).

Each time BridgeSwitch-2 IC detects a status change, it loads the actual FAULT register into the Transmit register (see step 2 in Figure 22) and proceeds with a status update transmission.

The BridgeSwitch-2 IC starts a status update transmission only if the bus has been idle for at least the steady-state time period  $t_{ss}$  (typically 80  $\mu$ s) to ensure that no other device is already using the bus (see step 3 in Figure 22).

A status update transmission starts always with bus arbitration initiated by the communicating device. It pulls the FAULT pin low for its assigned Device ID Time Period  $t_{\rm ID}$  (refer to Table 9), releases the pin and then verifies that the communication bus stays high (see steps 4 to 6 in Figure 22). If this is the case, the device has won bus arbitration and can proceed with transmitting its status update (see steps 7 to 10 in Figure 22). If the bus stays low after sending its ID, another device started a transmission attempt (or bus arbitration) at approximately the same time. In this case the device will make another communication attempt by proceeding back to step 3 in Figure 22. After each completed transmission the device will idle for  $t_{\rm IDLE}$  (typically 2  $\times$   $t_{\rm SS}$  = 160  $\mu$ s) before starting a new communication. This enables other devices on the bus to report a possible status change or to respond to a status inquiry sent by the system MCU.

A BridgeSwitch-2 IC transmits each detected status update only once. It also reports a status change for all system level faults to the system MCU. This includes DC bus undervoltage and overvoltage conditions and external temperature monitor faults. It also reports all status level changes for device internal faults with the exception of the LS power FREDFET thermal shutdown fault (a cleared LS power FREDFET thermal warning is reported).

#### **Status Query and Fault Latch Reset**

Each BridgeSwitch-2 IC monitors the STATUS COMMUNICATION pin for possible commands sent by the system MCU once it is in mission mode. This could be a status update inquiry (see step 15 in Figure 22) initiated by the MCU, achieved by pulling the bus low for a period of  $t_{\mbox{\scriptsize SYSID}}$  (typically 160  $\mu \mbox{\scriptsize S})$ . Alternatively, it could be a command to reset the device status register, including the over-temperature shutdown latch, and to enter the power-up sequence mode (see step 17 in Figure 22) initiated by the MCU pulling the FAULT bus low for a period of  $t_{\mbox{\scriptsize LARES}}$  (2x  $t_{\mbox{\scriptsize SYSID}}$  = typically 320  $\mu \mbox{\scriptsize S}$ ). Note, a power-up sequence (refer to Figure 11) is recommended after the MCU has sent a latch reset command. This ensures that the bypass high-side voltage is at the nominal level before switching resumes. Table 10 summarizes available system MCU commands.

Bus Pulldown Period	Command
t <sub>sysid</sub>	Status query
$t_{LARES} (2x t_{SYSID})$	Status register including over-temperature latch reset and power-up sequence mode

Table 10. System MCU Commands.




Figure 23. Status Communication Bit Stream.

#### **Error Flag**

The Error Flag function (BRD236X/BRD246X) enables simple inter-device communication in case one device detects a severe fault requiring the entire inverter to shut down. All EF pins connect to a

single bus as shown in Figure 24. The bus is pulled to the system supply voltage through pull-up resistance  $R_{up}.$  The recommended pull-up resistance is 43 k $\Omega$  for  $V_{cc}$  = 3.3 V or 5 V.




Figure 24. Error Flag Inter-Device Communication and Optional Latch Reset.

If a BridgeSwitch-2 IC detects any of the faults listed in Table 11, it pulls the EF pin low for as long as the detected fault is present. It

releases the EF pin again after the fault has cleared or after having received a latch reset signal.

Fault	Note
DC Bus Overvoltage	Device flags a fault when current into SM pin exceeds the $I_{ov}$ threshold and releases it again after the fault clears (current drops below $I_{ov}$ - $I_{ov(HYST)}$ ).
Latching or Hysteretic Over-Temperature	Device flags a fault when the low-side FREDFET temperature reaches the shutdown threshold $T_{SD}$ and releases it again after either having received a latch reset signal (rising edge) on the EF bus, or after a power-up, or when the temperature drops below the restart temperature $T_{RES}$ for devices configured for hysteretic over-temperature protection through the SLP pin (refer to Table 6).
Sustained Over-Current	Device flags a fault if configured for latching sustained over-current shutdown protection through the SLP pin (refer to Table 6 with Sleep Mode and Programming section). It releases it again after either having received a latch reset signal on the EF bus or after a power-up.

Table 11. Faults Covered by Error Flag.

As long as the voltage level is below the Error Flag Voltage Low Threshold VEFL, all other devices connected to the ERROR FLAG bus inhibit switching irrespective of the status of INL and /INH control inputs after delay time  $t_{\tiny D(EF)}$  (see Figure 25). A BridgeSwitch-2 IC re-enables switching after the EF inter-device communication bus voltage exceeds the Error Flag Voltage High threshold  $V_{\tiny EFH}$ . A rising edge at the EF bus also triggers a latch reset for devices configured with a latching shutdown protection (refer to Table 6).

Resetting the latch is also possible by temporarily pulling the EF bus high through an external signal applied to the EF bus through  $D_{\text{RES}}$  and  $R_{\text{RES}}$  (see Figure 24). Resistor  $R_{\text{RES}}$  limits the current into the EF pin while providing a pull-up current greater than the device internal Error Flag Output Sink Current  $I_{\text{EFS}}.$  A typical resistance value for a 3.3 V or 5 V external latch reset signal is 3.3  $k\Omega.$ 

The device has an internal pull-up current  $I_{\mbox{\tiny EFPU}}$  to ensure steady-state operation for cases where the EF pin is left floating.




Figure 25. Error Flag Timing and Latch Reset.

#### **Application Example**

### A High Efficiency, 150 W, Three-Phase Inverter

The schematic shown in Figure 26 is a three-phase inverter with three BRD2463C devices used to drive a high-voltage, three-phase brushless DC (BLDC) motor from a rectified AC input voltage. It can provide up to 150 W of continuous inverter output power at 340 VDC input voltage, 750 mA rms phase current, and 10 kHz PWM switching frequency without an external heat sink.

With sleep mode turned on, all three BridgeSwitch devices consume 10 mW offering exceptional standby efficiency. This design can support various motor control schemes through the available

microcontroller interface. Using the external supply configuration allows higher efficiency across a wide load range. Self-supply mode which eliminates the external supply components can also be used to reduce component count.

Two current feedback modes are available on this board – the shunt resistor and IPH feedback. The former utilizes low-side current shunt resistors fed into an op-amp signal conditioning circuit to implement the traditional current sensing approach. For further part count optimization, the IPH signal can be used as feedback instead.




Figure 26. Three-Phase Inverter Example using BRD2265C.

The BridgeSwitch-2 device offers improved built-in fault protection through the new Error Flag (EF) pin. This allows critical faults such as sustained low-side over-current (OC), over temperature (OT), and over voltage (OV) conditions to inhibit inverter switching without MCU intervention. Additional protection schemes provided by the System Monitor (SM) pin include the high-voltage DC bus sensing and system temperature monitoring.

#### **Input Stage**

The input stage comprises of fuse F1, NTC RT1 and capacitors C1 and C2. These components should be rated based on the calculated input current and the maximum DC Bus voltage. The input voltage can either be directly from the AC mains or from a Power Factor Correction (PFC) front-end circuit.

#### **Three-Phase BridgeSwitch-2 Inverter**

The BridgeSwitch-2 devices U1, U2, and U3 form the three-phase inverter. The outputs of the inverter connect to the high voltage three-phase BLDC motor through connectors J1, J2, and J3. Capacitors C3, C7 and C10 provide local high frequency decoupling of the DC bus voltage to each BridgeSwitch-2 device.

#### **Bias Supply**

Capacitors C6, C9, and C12 provide stable voltage supply for the BridgeSwitch-2 integrated low-side controller and gate driver. Capacitors C4, C8, and C11 provide stable voltage supply for the integrated high-side controller and gate driver. These capacitors are required for proper BridgeSwitch-2 operation.

#### **PWM Inputs**

Input signals PWMUH, PWMUL, PWMVH, PWMVL, PWMWH, and PWMWL control the switching state of the integrated high-side and low-side power FREDFETs. Resistors R1, R2, R10, R11, R15, and R16 situated between the MCU and BridgeSwitch-2 INL and /INH pins improve integrity of control signals from the MCU. BridgeSwitch-2 offers a trim option that allows the /INH pin to be active HIGH instead of active LOW to provide more flexibility for various motor control schemes.

#### **Current Limit Programming**

Resistors R8, R13, and R20 set the cycle-by-cycle current limit level for the integrated low-side FREDFETs while R9, R14, and R21 set the cycle-by-cycle current limit level for the integrated high-side power FREDFETs. The selected value of 42.2 k $\Omega$  sets the current limit at 100% of the default value or 2.5 A for BRD2463C (refer to Table 4 for current limit selection).

#### **Phase Current Information**

Each BridgeSwitch-2 device provides instantaneous phase current information through the IPH pin. Resistors R6, R12, and R18 convert the scaled current output of this pin to a usable voltage signal that can directly connect to the MCU ADC pin. With R6, R12, and R18 set to  $10~k\Omega$ , and an IPH gain of 75  $\mu\text{A/A}$  for BRD2463C, a 1~A low-side FREDFET phase current will translate into a 0.75 V current feedback signal.

#### Over-Current (OCP) / Over Temperature (OTP) Programming

A programming resistor R65 at the SLP pin allows selecting between three different implementations of over-current and over-temperature fault handling. During power-up, the device locks in the selected fault handling implementation (refer to Table 6 for SLP pin OCP/OTP fault handling programming options). For this application, the 9.53  $k\Omega$  resistor R65 connected to the SLP pin sets the OCP fault handling to cycle-by-cycle, and OTP fault handling to hysteretic.

#### Sleep Mode Interface

Sleep mode disables all functionality of the LS driver by disabling the internal high-voltage current source connected to HD. During steady state operation, the SLP-pin internal pull-down resistance keeps the voltage below the Sleep Mode Threshold Voltage  $V_{\text{SLP(TH)}}$ . To activate sleep mode, a sleep mode control signal SLP is applied to diode D6, pulling the voltage level above the  $V_{\text{SLP(TH)}}$  (minimum 2.5 V). When the control signal is released, the internal pull-down resistance of the SLP-pin pulls the voltage below  $V_{\text{SLP(TH)'}}$  prompting the BridgeSwitch-2 devices to commence a regular power-up cycle and re-enable its normal operation. In the design shown in Figure 26, the SLP pin of each BridgeSwitch-2 device is tied together, allowing simultaneous sleep mode activation using only one sleep mode control signal. The current entering the SLP pins is limited by resistor R64, with a recommended value of 3.3 k $\Omega$  for a 5 V control signal amplitude.

#### Error Flag

This application uses the new BridgeSwitch-2 Error Flag function which enables simple inter-device communication in case one device detects a severe fault. If BridgeSwitch-2 detects any of the faults listed in Table 11, the EF pin is pulled low for as long as the detected fault is present, inhibiting switching for all devices. When the fault is cleared or after having received a latch reset signal EF\_RST, the EF pin is released, enabling the BridgeSwitch-2 to resume switching.

In the design shown in Figure 26, the EF pins of U1, U2, and U3 are tied together to the EF\_BUS and pulled up by resistor R22 (33 k $\Omega$ ) to the auxiliary supply voltage (5 V). A latch reset signal is applied by temporarily pulling the EF\_BUS high through an external signal applied through D7 and R55 (3.3 k $\Omega$ ). A rising edge at the EF bus triggers a latch reset for devices configured with a latching shutdown protection (refer to Table 6).

#### Overvoltage (OV) Detection


BridgeSwitch-2 U1 monitors the DC bus voltage through resistors R3, R4, and R5. The combined resistance of R3, R4 and R5 sets the overvoltage and undervoltage thresholds as shown in Table 5. Optional capacitor C5 provides high frequency noise decoupling at the SM pin in noisy environments. The recommended maximum value is 100 pF.

The EF bus flags detected DC bus overvoltage conditions. For the BridgeSwitch-2 EF variant (BRD236X/BRD246X), the EF pin is only pulled down during the overvoltage condition and is automatically pulled up once the DC Bus adjusts below the hysteretic reset voltage threshold.

#### **System Level Temperature Monitoring**

In addition to the device-level thermal protection, U3 monitors the system temperature through thermistor RT2 connected to the SM pin. Resistor R17 tunes the threshold of the system-level fault temperature to the desired level, which is 90°C for this application.


#### **PCB Design Guidelines**



#### **DC Bus Decoupling Capacitors**


The HD pin decoupling capacitor provides local high frequency decoupling of the DC bus voltage to BridgeSwitch-2. The capacitor is placed before the DC bus (HD) connection to the device pin and close to the IC with required creepage and clearance distances considered.

For the example shown above, the decoupling capacitor is placed directly beside the bulk capacitor positive. This filters out the DC bus signal before it connects to the HD pad.




#### **BPL and BPH Capacitor**

The BPL and BPH decoupling capacitors are placed as close as possible to their respective pins to maximize noise immunity and ensure a stable supply to the device. The BPL capacitor returns directly to the SG pin, while the BPH decoupling capacitor returns directly to the HB pin.




#### **INL and /INH Input Resistors**

The INL and INH resistors are placed as close as possible to their respective pins since they serve as filters for the PWM signals. The PWM signal traces from the MCU to the BridgeSwitch-2 input pins should be minimized for good signal integrity.




#### **XL and XH Resistors**

The XL resistor is placed near the XL pin and returns to the SG pin. The XH resistor is placed near the XH pin with a minimized loop area to the high-side return reference, the HB pin. This ensures proper current limit setting for both low-side and high-side FREDFETs.



#### **IPH Resistor**

The IPH resistor placement should be close to its respective pin and is referenced to SG. The IPH signal trace length from the BridgeSwitch-2 device to the MCU must be minimized to avoid noise pick-up and maintain signal integrity



**HD and HB Plane for Maximum PCB Heat sinking**The BridgeSwitch-2 HD and HB exposed pad layout is configured to provide sufficient copper area for heat sinking.

#### Absolute Maximum Ratings<sup>1,2</sup>

HD Pin Voltage <sup>2</sup> :	
HB Pin Voltage:	15 V to 600 V
DC Output Current <sup>6,7</sup> : BRD2x60	1.0 A
BRD2x61	1.7 A
BRD2x63	3.0 A
BRD2x65	5.5 A
BRD2x67	11.5 A
BPH Pin Voltage <sup>3</sup>	0.3 V to 16.5 V
BPL/ID Pin Voltage	
BYPASS Pin Current	15 mA
XH PIN <sup>3</sup> Voltage	0.3 V to 5.3 V
XL PIN Voltage	0.3 V to 5.3 V
EF/SLP/FAULT/INL/INH Pin Voltage	0.3 V to 5.3 V
SM Pin Voltage	0.3 V to 5.3 V
SM Pin Current	
IPH Pin Voltage	0.3 V to 5.3 V
IPH Pin Current	2 mA
LS Pin to SG Pin Voltage <sup>5</sup>	±0.33 V

Junction Temperature <sup>7</sup> : FREDFET	-40	°C to	160	°C
Driver	-40	°C to	150	°C
Storage Temperature	-65	°C to	150	°C
Lead Temperature4			260	°C
Notes:				

- Maximum ratings specified may be applied one at a time without causing permanent damage to the product. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect product reliability.
- 2. All voltages referenced to low-side Source LS and signal ground SG except noted otherwise,  $T_{_{\!\Lambda}}=25~^{\circ}\text{C}.$
- 3. Referenced to Half-Bridge Connection HB,  $T_{\Delta} = 25$  °C.
- 4. 1/16" from case for 5 seconds.
- 5. With external current sense resistor in series with LS pin.  $T_1 = -20$  °C to 125 °C.
- Continuous DC output current per FREDFET calculated at 25 °C case and 125 °C junction temperature.
- 7. Normally limited by internal circuitry.

#### **Thermal Resistance**

Thermal Resistance $(\theta_{1A})^3$ : InSOP-24C Package	
BRD2x60C	80 °C/W <sup>1</sup> , 65 °C/W <sup>2</sup>
BRD2x61C	78 °C/W <sup>1</sup> , 63 °C/W <sup>2</sup>
BRD2x63C	74 °C/W <sup>1</sup> , 59 °C/W <sup>2</sup>
BRD2x65C	68 °C/W <sup>1</sup> , 53 °C/W <sup>2</sup>
BRD2x67C	63 °C/W <sup>1</sup> , 51 °C/W <sup>2</sup>
(θ <sub>1C</sub> ) <sup>4</sup> : InSOP-24C Package	
BRD2x60C	10 °C/W <sup>4</sup>
BRD2x61C	7 °C/W <sup>4</sup>
BRD2x63C	5 °C/W <sup>4</sup>
BRD2x65C	3 °C/W <sup>4</sup>
BRD2x67C	1.1 °C/W <sup>4</sup>

#### Notes:

- Exposed pads soldered to 0.36 sq. in. (232 mm²), 2 oz. (610 g/m²) copper clad.
- Exposed pads soldered to 1.0 sq. in. (645 mm²), 2 oz. (610 g/m²) copper clad.
- 3. Both power switches each dissipating half the total power.
- 4. The case temperature is measured at the bottom of the package body on the exposed pads.

Parameter	Symbol	Conditions  Low-Side SOURCE = 0 V $T_3 = -20$ °C to 125 °C  (Unless Otherwise Specified)		Min	Тур	Max	Units	
<b>Bypass Supply Function</b>					1	1	1	'
BYPASS Voltages	$oldsymbol{V}_{BPL} \ oldsymbol{V}_{BPH}$		T <sub>J</sub> = 25 °C See Note D		12.1	12.8	13.4	V
BYPASS Shunt Regulator Voltages	V <sub>BPL(SHUNT)</sub>		$I_{BPL} = I_{BPH} = 6 \text{ mA}$ $T_{J} = 25 \text{ °C}$ See Note D			13.3	14.0	V
BYPASS Voltage Hysteresis	V <sub>BPL(HYST)</sub> V <sub>BPH(HYST</sub>	T <sub>3</sub> = 25 °C		1.9	2.4	2.9	V	
	I <sub>BPL(S1)</sub>	V <sub>INL</sub> < V		$_{\rm IL'}$ $V_{\rm /INH} > V_{\rm IH}$		0.37	0.45	
BYPASS Low-Side Supply Current	I <sub>BPL(S2)</sub>	V <sub>BPL</sub> = 12.8 V See Note A		BRD2x60 BRD2x61 BRD2x63 BRD2x65		0.53	0.8	mA
				BRD2x67		0.70	0.94	1
	I <sub>BPH(S1)</sub>		$V_{INL} < V$	$V_{III}$ , $V_{INH} > V_{IH}$		0.33	0.42	
BYPASS High-Side Supply Current	I <sub>BPH(S2)</sub>	I <sub>BPH(S2)</sub> V <sub>BPH</sub> = 12.8 V See Note A V	$V_{INL} > V_{IL}$ , $V_{/INH} < V_{IH}$	BRD2x60 BRD2x61 BRD2x63 BRD2x65		0.51	0.67	mA
				BRD2x67		0.68	0.75	

				1	1	1	1
Parameter	Symbol	Conditions  Low-Side SOURCE = 0 V $T_3 = -20$ °C to 125 °C  (Unless Otherwise Specified)		Min	Тур	Max	Units
Bypass Supply Function (	cont.)						
BYPASS Low-Side	I <sub>CH1(LS)</sub>		$V_{BPL} = 0$ $V_{HD-to-LS} = 50 \text{ V}$	3.0			
Charge Current	I <sub>CH2(LS)</sub>	T <sub>3</sub> = 25 °C	$V_{BPL} = 12.8 \text{ V}$ $V_{HD-to-LS} \ge 100 \text{ V}$ See Note C	1.7			mA
BYPASS High-Side	I <sub>CH1(HS)</sub>	V - V	$V_{BPH-to-HB} = 0$ $V_{HD-to-HB} = 50 \text{ V}$	1.8			
Charge Current	I <sub>CH2(HS)</sub>	$V_{HB} = V_{LS}$ $T_{J} = 25  ^{\circ}\text{C}$	$V_{BPH-to-HB} = 12.8 \text{ V}$ $V_{HD-to-HB} \ge 100 \text{ V}$ See Note C	10			mA
High-Side and Low-Side I	REDFET Cont	rol					
INL Pull-Down Current	$\mathbf{I}_{INL}$	V <sub>INL</sub> = 2.5 V		0	1	1.1	
/INH Pull-Up Current	$\mathbf{I}_{INH}$		V <sub>INH</sub> = 2.5 V	-1.1	-1	0	μΑ
Input Voltage High	V <sub>IH</sub>			2.5			V
Input Voltage Low	V <sub>IL</sub>					0.8	V
Dead Time Low Off to High On	t <sub>DLH</sub>	V <sub>BPL</sub> = V <sub>BPH</sub> = Se	$V_{\rm BPL} = V_{\rm BPH} = 12.8$ V, $V_{\rm DS} = 325$ V, $I_{\rm D} = 0.1$ A See Figures 14 and 27 See Note B		588	705	ns
Dead Time High Off to Low On	t <sub>DHL</sub>	$V_{BPL} = V_{BPH} = 12.8 \text{ V}, V_{DS} = 325 \text{ V}, I_{D} = 0.1 \text{ A}$ See Figure 13		470	588	705	ns
Switching Time FREDFET Turn-On	t <sub>on</sub>	$V_{BPL} = V_{BPH} = 12.8 \text{ V}, V_{DS} = 325 \text{ V}, I_{D} = 0.1 \text{ A}$ /INH > $V_{IH}$ , See Figure 26, Note C			0.7		μS
Switching Time FREDFET Turn-Off	t <sub>OFF</sub>	$V_{\rm BPL} = V_{\rm BPH} = 12.8 \text{ V}, V_{\rm DS} = 325 \text{ V}, I_{\rm D} = 0.1 \text{ A}$ /INH > $V_{\rm IH}$ , See Figure 26, Note C			0.4		μS
SLP Threshold Voltage	V <sub>SLP(TH)</sub>		T <sub>3</sub> = 25 °C	2.5			V

Parameter	Symbol	Conditions  Low-Side SOURCE = 0 V $T_{J} = -20$ °C to 125 °C  (Unless Otherwise Specified)		Min	Тур	Max	Units
<b>Device Protection and Sys</b>	stem Level M	onitoring					
FREDFET Junction Warning Temperature	T <sub>wa</sub>	See N	otes C	118	125	132	°C
FREDFET Junction Shutdown Temperature	T <sub>SD</sub>	See N	Note C	143	150	157	°C
FREDFET Junction Restart Temperature	T <sub>RES</sub>	R <sub>SLP</sub> = See N	3.3 kΩ Note C		100		°C
			BRD2x60	0.855	0.90	0.945	
		D D 42.21.5	BRD2x61	1.425	1.50	1.575	
	$I_{\text{LIM(DEF)}} \begin{vmatrix} R_{\text{XL}} = R_{\text{XH}} = 42.2 \\ T_{\text{J}} = 25 \text{ °C} \\ \text{di/dt} = 100 \text{ mA} \end{vmatrix}$	$R_{XL} = R_{XH} = 42.2 \text{ k}\Omega$ $T_{1} = 25 \text{ °C}$	BRD2x63	2.375	2.50	2.625	A
		di/dt = 100 mA/μs	BRD2x65	3.135	3.30	4.465	
Current Limit			BRD2x67	4.180	4.40	4.620	
Threshold			BRD2x60	0.372	0.40	0.428	
		D. D. Onen	BRD2x61	0.605	0.65	0.696	
		$R_{XL} = R_{XH} = Open$ $T_{J} = 25 \text{ °C}$ $di/dt = 100 \text{ mA/}\mu\text{s}$	BRD2x63	0.995	1.07	1.145	
			BRD2x65	1.302	1.40	1.498	
			BRD2x67	1.721	1.85	1.980	
Current Limit Delay Time	t <sub>ILD</sub>	See N	Note B		150		ns
Leading Edge Blanking Time	t <sub>LEB</sub>	See N	Note B	300			ns
			BRD2260/BRD2460	174.6	180	185.4	
		$R_{XL} = R_{XH} = 42.2 \text{ k}\Omega,$ $T_1 = 25 \text{ °C}$	BRD2261/BRD2461	116.4	120	123.6	
Phase Current Output Gain			BRD2263/BRD2463	72.7	75	77.3	μΑ/Α
•		ON-time $\geq 2 \mu s$	BRD2265/BRD2465	58.2	60	61.8	
			BRD2267/BRD2467	43.6	45	46.4	
Phase Current Output Delay Gain	t <sub>IPH</sub>	$R_{\text{XL}} = R_{\text{XH}} = 42.2 \text{ k}\Omega, \text{ T}_{\text{J}} = 25 \text{ °C}$ $I_{\text{D(LS)}} = 0.75 \text{x I}_{\text{LIM(DEF)'}} \text{ di/dt} = 100 \text{ mA/}\mu\text{s}$ $\text{ON-time} \geq 2 \mu\text{s}, \text{ See Note B, I}$			500		ns

Parameter	Symbol	Conditions  Low-Side SOURCE = 0 V  T <sub>1</sub> = -20 °C to 125 °C  (Unless Otherwise Specified)	Min	Тур	Max	Units
<b>Device Protection and Sys</b>	stem Level Mo	nitoring (cont.)		1	1	
XL/XH Pin Voltage	V <sub>XL</sub> V <sub>XH</sub>	$\begin{aligned} \mathbf{V}_{\mathrm{BPL}} &= \mathbf{V}_{\mathrm{BPH}} = 12.8 \; \mathrm{V} \\ \mathbf{R}_{\mathrm{XL}} &= \mathbf{R}_{\mathrm{XH}} \geq 42.2 \; \mathrm{k}\Omega \\ \mathbf{T}_{\mathrm{J}} &= 25 \; \mathrm{^{\circ}C} \end{aligned}$	2.09	2.25	2.41	V
SM Pin Voltage	V <sub>SM</sub>	SM Pin configured as bus voltage sense $I_{\text{SM}}$ = 35 $\mu\text{A}$		1.6	1.9	V
High-Voltage Bus UV55 Threshold Current	I <sub>UV55</sub>	$T_{_{\mathrm{J}}}$ = 25 °C See Note C	18	20	22	μА
High-Voltage Bus UV70 Threshold Current	I <sub>UV70</sub>	$T_{_{\mathrm{J}}}$ = 25 °C See Note C	23	25	27	μА
High-Voltage Bus UV85 Threshold Current	I <sub>UV85</sub>	T <sub>J</sub> = 25 °C See Note C	28	30	32	μА
High-Voltage Bus UV100 Threshold Current	I <sub>UV100</sub>	T <sub>3</sub> = 25 °C	33	35	37	μА
High-Voltage Bus UV Delay Time	t <sub>D(UV)</sub>	$I_{\scriptscriptstyle{SM}} = I_{\scriptscriptstyle{UV100}}$ See Note B		40		ms
High-Voltage Bus OV Threshold Current	I <sub>ov</sub>	T <sub>3</sub> = 25 °C	57	60	63	μА
High-Voltage Bus OV Delay Time	t <sub>D(OV)</sub>	See Note B		80		μS
High-Voltage Bus OV Turn-Off Hysteresis	I <sub>OV(HYST)</sub>			4		μА
System Over-Temperature Threshold	V <sub>TM(TH)</sub>	SM Pin configured as external temperature sense See Figure 18	1.10	1.17	1.23	V
Over-Temperature Delay Time	t <sub>D(TM)</sub>	See Note B		1		ms
Temperature Monitor Output Current	I <sub>TM</sub>			100		μА
Temperature Monitor Current On-Time	t <sub>on(TM)</sub>	See Note C		10		ms
Temperature Monitor Current Duty Ratio	D <sub>ITM</sub>	See Note B and C		1		%
Status Communication Bu	is					
INL High Time For Internal Communication	t <sub>INLH(COM)</sub>	$/INH > V_{IH}$ for $\ge t_{DHL}$ See Note G and Figure 28	2			μЅ
FAULT Pin Voltage High	V <sub>FAH</sub>	$R_{UP} = 267 \Omega, V_{UP} = 3.3 V$	2.5			V
FAULT Pin Voltage Low	V <sub>FAL</sub>	$R_{UP} = 267 \Omega, V_{UP} = 3.3 V$			0.8	V
FAULT Pin Current Sink	I <sub>FAS</sub>	$R_{IIP} = 267 \Omega$ , $V_{IIP} = 3.3 V$ , See Note F	3			mA

Parameter	Symbol	Conditions  Low-Side SOURCE = 0 V $T_3 = -20$ °C to 125 °C  (Unless Otherwise Specified)		Min	Тур	Max	Units
<b>Status Communication Bu</b>	us (cont.)						
			$V_{ID} = V_{BPL}$	38	40	42	μS
Device ID Time Period	t <sub>ID</sub>	$V_{FAULT} < V_{FAL}$ $T_1 = 25  ^{\circ}C$	V <sub>ID</sub> = Floating	57	60	63	μS
······c · c···ou		1 <sub>3</sub> – 23 °C	$V_{ID} = V_{SD}$	76	80	84	μS
Steady-State Time Period	t <sub>ss</sub>	V <sub>FAULT</sub> > V <sub>FAH</sub> See Note B			80		μS
Logic Bit 0 Time Period	t <sub>Bit0</sub>	T <sub>3</sub> = 25 °C		9.5	10	10.5	μS
Logic Bit 1 Time Period	t <sub>Bit1</sub>	T <sub>J</sub> = 25 °C		38	40	42	μS
Low Time Period	t <sub>LO</sub>	T <sub>J</sub> = 25 °C		9.5	10	10.5	μS
Idle Time Period	t <sub>IDLE</sub>	See Note C			2x t <sub>ss</sub>		μS
System Control ID Time Period	t <sub>sysid</sub>	V <sub>FAULT</sub> < V <sub>FAL</sub> See Note C			160		μS
Fault Latch Reset Time	t <sub>LARES</sub>	V <sub>FAULT</sub> See N	< V <sub>FAL</sub> Note C		2x t <sub>sysid</sub>		μS
Error Flag							
EF Pin Voltage High	V <sub>EFH</sub>	$R_{UP} = 43 \text{ k}\Omega, V_{UP} = 3.3 \text{ V}$		2.5			V
EF Pin Voltage Low	V <sub>EFL</sub>	$R_{UP} = 43 \text{ k}\Omega$	$V_{UP} = 3.3 \text{ V}$			0.8	V
EF Pin Output Sink Current	I <sub>EFS</sub>	V <sub>EF</sub> = 0.8 V T <sub>3</sub> = 25 °C to 125 °C		112		320	μА
Error Flag Delay Time	t <sub>D(EF)</sub>		, V <sub>UP</sub> = 3.3 V Note C		15		μS

Parameter	Symbol	Conditions  Low-Side SOURCE = 0 V $T_{J} = -20$ °C to 125 °C  (Unless Otherwise Specified)		Min	Тур	Max	Units
Power FREDFETs Channel	el and Diode						
DRAIN to SOURCE Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 250 μA	, T <sub>3</sub> = 25 °C	600			V
High-Side DRAIN Supply Voltage	V <sub>HD(START)</sub>			50			V
OFF-State Drain Leakage Current	I <sub>DSS1</sub>	$V_{DS} = T_{J} = 1$	540 V 00 °C			65	μΑ
		BRD2x60	T <sub>1</sub> = 25 °C		6.84	8.21	
		$V_{\text{BPH}} = V_{\text{BPL}} = 12.8 \text{ V}$ $I_{\text{D}} = 0.1 \times I_{\text{LIM(DEF)}}$	T <sub>1</sub> = 100 °C		9.65	11.58	-
		BRD2x61	T <sub>1</sub> = 25 °C		2.95	3.54	
		$V_{\text{BPH}} = V_{\text{BPL}} = 12.8 \text{ V}$ $I_{\text{D}} = 0.1 \times I_{\text{LIM(DEF)}}$	T <sub>3</sub> = 100 °C		4.28	5.14	-
ON-State		BRD2x63	T <sub>1</sub> = 25 °C		1.53	1.84	Ω
DRAIN-to-SOURCE Resistance	R <sub>DS(ON)</sub>	$V_{\text{BPH}} = V_{\text{BPL}} = 12.8 \text{ V}$ $I_{\text{D}} = 0.1 \times I_{\text{LIM(DEF)}}$	T <sub>J</sub> = 100 °C		2.11	2.53	Ω
		$\begin{array}{c} \text{BRD2x65} \\ \text{V}_{\text{BPH}} = \text{V}_{\text{BPL}} = 12.8 \text{ V} \\ \text{I}_{\text{D}} = 0.1 \times \text{I}_{\text{LIM(DEF)}} \end{array}$	T <sub>3</sub> = 25 °C		0.83	0.99	
			T <sub>J</sub> = 100 °C		1.13	1.35	
		BRD2x67	T <sub>3</sub> = 25 °C		0.47	0.56	
		$ \begin{aligned} \mathbf{V}_{\mathrm{BPH}} &= \mathbf{V}_{\mathrm{BPL}} = 12.8 \ \mathbf{V} \\ \mathbf{I}_{\mathrm{D}} &= 0.1 \times \mathbf{I}_{\mathrm{LIM(DEF)}} \end{aligned} $	T <sub>J</sub> = 100 °C		0.61	0.73	
DRAIN Voltage Fall Time	t <sub>vF</sub>	V <sub>HVBUS</sub> = 325 V See Figure 26 See Notes C and E			115		ns
DRAIN Voltage Rise Time	t <sub>vr</sub>	V <sub>HVBUS</sub> = 325 V See Figure 26 See Notes C and E			95		ns
Sleep Mode Drain Leakage Current	I <sub>D(SLP)</sub>	See Notes C and E $V_{DS} = 325 \text{ V}$ $T_{J} = 75 \text{ °C}$ $V_{SLP} > 2.5 \text{ V}$ See Note C			10		μА

Parameter	Symbol	Cond Low-Side SC  T <sub>1</sub> = -20 °C (Unless Other	Min	Тур	Max	Units			
Power FREDFETs Channel and Diode (cont.)									
		BRD2x60, I <sub>s</sub> = 0.5 A	T <sub>J</sub> = 25 °C		1.60				
		See Note C	T <sub>3</sub> = 100 °C		1.42				
		BRD2x61, I <sub>s</sub> = 0.7 A	T <sub>1</sub> = 25 °C		1.49				
		See Note C	T <sub>3</sub> = 100 °C		1.22				
B: 1 5 11/1:	,,	$V_{SD}$ BRD2x63, $I_{S} = 1 \text{ A}$ See Note C	T <sub>1</sub> = 25 °C		1.46		V		
Diode Forward Voltage	V <sub>SD</sub>		T <sub>3</sub> = 100 °C		1.13				
		BRD2x65, I <sub>s</sub> = 1 A See Note C	T <sub>1</sub> = 25 °C		1.09				
			T <sub>3</sub> = 100 °C		0.91				
		BRD2x67, I <sub>s</sub> = 1 A See Note C	T <sub>1</sub> = 25 °C		0.91				
			T <sub>3</sub> = 100 °C		0.80				
			BRD2x60, $I_s = 0.5 \text{ A}$ di/dt = 50 A/ $\mu$ s		120				
			BRD2x61, $I_s = 0.75 \text{ A}$ di/dt = 50 A/ $\mu$ s		100				
Diode Reverse Recovery Time	t <sub>rr</sub>	$V_R = 400 \text{ V}$ $T_J = 125 \text{ °C}$ See Note C	BRD2x63, $I_s = 1 \text{ A}$ di/dt = 50 A/ $\mu$ s		130		ns		
		See Note C	BRD2x65, $I_s = 1 \text{ A}$ di/dt = 75 A/ $\mu$ s		120				
		BRD2x67, $I_s = 1 \text{ A}$ di/dt = 75 A/ $\mu$ s		130					

#### NOTES:

- A. Total current consumption is the sum of  $I_{\text{BPL(S1)}}$  or  $I_{\text{BPH(S1)}}$  and  $I_{\text{DSS}}$  when both FREDFETs are off and the sum of  $I_{\text{BPL(S2)}}$  or  $I_{\text{BPH(S2)}}$  and  $I_{\text{DSS}}$  when one FREDFET is switching (20 kHz maximum commutation frequency assumed).
- B. Guaranteed by design. Not tested in production.
- C. Guaranteed through characterization. Not tested in production.
- D. Bypass shunt regulator voltage exceeds bypass voltage guaranteed by design.
- E. Tested in a typical 3-phase inverter application circuit. Normally limited by internal circuitry.
- F. Measured indirectly during device timing tests.
- G. Assumes control input /INH was high for an idling period of  $t_{IDLE} > t_{DHL}$ . The required minimum INL high time for internal communication increases by  $t_{DHL} t_{IDLE}$  if  $t_{IDLE} < t_{DHL}$  (refer to Figure 28).
- H. Controller BYPASS pin voltage at  $V_{_{\rm BPL}}$  + 0.1 V or  $V_{_{\rm BPH}}$  + 0.1 V during FREDFET off-state.
- I. IPH output connected to a 10  $k\Omega$  resistor in parallel to series RC network of 8  $k\Omega$  and 7 pF.




Figure 27. Low-Side FREDFET Switching Timing.




Figure 28. Minimum INL High Time Required for Device Internal High-Side Status Update a)  $t_{\text{IDLE}} > t_{\text{DHL}}$  b)  $t_{\text{IDLE}} < t_{\text{DHL}}$ .

### **Typical Performance Characteristics**




Figure 29. Power FREDFET Breakdown vs. Temperature.




Figure 31. Typical Diode Reverse Recovery (BRD2X60).




Figure 33. Typical Diode Reverse Recovery (BRD2X63).




Figure 30. Power FREDFET Coss vs. Voltage.




Figure 32. Typical Diode Reverse Recovery (BRD2X61).




Figure 34. Typical Diode Reverse Recovery (BRD2X65).

### **Typical Performance Characteristics (cont.)**




Figure 35. Typical Diode Reverse Recovery (BRD2X67).




Figure 37. Reduced Current Limit vs. Temperature.




Figure 39. Phase Current Output Gain vs. Temperature




Figure 36. Default Current Limit vs. Temperature.




Figure 38. Default Current Limit vs. di/dt.




Figure 40. Phase Current Output Gain vs. Low-Side FREDFET Current.

## **Typical Performance Characteristics (cont.)**




Figure 41. HV Bus UV Threshold Current vs. Temperature.





Figure 42. HV Bus OV Threshold Current vs. Temperature.

## **PACKAGE MARKING**

## InSOP-24C



- A. Power Integrations Registered Trademark
- B. Assembly Date Code (last two digits of year followed by 2-digit work week)
- C. Product Identification (Part #/Package Type)
- D. Lot Identification Code

PI-8836e-072522


### **Part Ordering and MSL Table**

Product / Part Number	MSL Rating
BRD2160C	3
BRD2161C	3
BRD2163C	3
BRD2165C	3
BRD2167C	3
BRD2260C	3
BRD2261C	3
BRD2263C	3
BRD2265C	3
BRD2267C	3
BRD2360C	3
BRD2361C	3
BRD2363C	3
BRD2365C	3
BRD2367C	3
BRD2460C	3
BRD2461C	3
BRD2463C	3
BRD2465C	3
BRD2467C	3

## **ESD and Latch-Up Table**

Test	Conditions	Results
Latch-up at 125 °C	JESD78D	$> \pm 100$ mA or $> 1.5 \times V_{MAX}$ on all pins
Charge Device Model ESD	ANSI/ESDA/JEDEC JS-002-2014	> ±500 V on all pins

## **Part Ordering Information**





Revision	Notes	Date
В	Introduction release.	05/24
С	Text, reference changes and updated Figure 38.	07/24

#### For the latest updates, visit our website: www.power.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

#### **Patent Information**

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at https://www.power.com/company/intellectual-property-licensing/.

#### Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.

A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperLCS, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, PowiGaN, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2024, Power Integrations, Inc.

#### **Power Integrations Worldwide Sales Support Locations**

### **World Headquarters**

5245 Hellyer Avenue San Jose, CA 95138, USA Main: +1-408-414-9200 Customer Service: Worldwide: +1-65-635-64480

Americas: +1-408-414-9621 e-mail: usasales@power.com

#### China (Shanghai)

Rm 2410, Charity Plaza, No. 88 North Caoxi Road Shanghai, PRC 200030 Phone: +86-21-6354-6323 e-mail: chinasales@power.com

#### China (Shenzhen)

17/F, Hivac Building, No. 2, Keji Nan Vasanthanagar 8th Road, Nanshan District, Shenzhen, China, 518057 Phone: +86-755-8672-8689 e-mail: chinasales@power.com

#### Germany

(AC-DC/LED/Motor Control Sales) Einsteinring 37 85609 Dornach/Aschheim Germany Tel: +49-89-5527-39100 e-mail: eurosales@power.com

**Germany** (Gate Driver Sales) HellwegForum 3 59469 Ense

Tel: +49-2938-64-39990

e-mail: igbt-driver.sales@power.com

#### India

#1, 14th Main Road Bangalore-560052 India Phone: +91-80-4113-8020 e-mail: indiasales@power.com

#### Italy

Via Milanese 20, 3rd. Fl. 20099 Sesto San Giovanni (MI) Italy Phone: +39-024-550-8701 e-mail: eurosales@power.com

#### Japan

Yusen Shin-Yokohama 1-chome Bldg. 1-7-9, Shin-Yokohama, Kohoku-ku Yokohama-shi,

Kanagawa 222-0033 Japan Phone: +81-45-471-1021 e-mail: japansales@power.com

## Korea

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728, Korea Phone: +82-2-2016-6610 e-mail: koreasales@power.com

### **Singapore**

51 Newton Road #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160

e-mail: singaporesales@power.com

#### Taiwan

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu Dist.

Taipei 11493, Taiwan R.O.C. Phone: +886-2-2659-4570 e-mail: taiwansales@power.com

Building 5, Suite 21 The Westbrook Centre Milton Road Cambridge CB4 1YG

Phone: +44 (0) 7823-557484 e-mail: eurosales@power.com