

# DI-52 Design Idea

## DPA-Switch®

### 60 W DC-DC Converter

| Application | Device   | Power Output | Input Voltage | Output Voltage | Topology            |
|-------------|----------|--------------|---------------|----------------|---------------------|
| Telecom     | DPA426RN | 60 W         | 36 – 75 VAC   | 12 V           | Forward Sync. Rect. |

#### Design Highlights

- Low component count
- High efficiency: 91.5% at 36 VDC using synchronous rectification
- Capacitor coupled synchronous rectification allows higher output voltages without overstressing MOSFET gates
- No current sense resistor or current transformer required
- Output overload, open loop and thermal protection
- 300 kHz switching frequency to allow sufficient transformer reset time
- 3.55 x 2.1 x 0.6 inch (approx. 13.4 W/cubic inch)

#### Operation

DPA-Switch greatly simplifies the design compared to a discrete implementation. The capacitor coupled synchronous rectifier drive used in this design is useful for higher voltage outputs, still allowing passive MOSFET drive without gate overvoltage, which would result from direct resistor drive.

Resistor R1 programs the under/over voltages and linearly reduces the maximum duty cycle with input voltage to prevent core saturation during load transients. Components D1, D2, C9, and L2 implement a resonant clamp circuit to catch and re-circulate the transformer leakage energy during normal operation, with Zener VR1 providing absolute clamping for transient conditions.

Capacitor C21 charges the gate of Q2, the forward synchronous rectifier MOSFET. Resistor R21 limits gate oscillation and R22 provides gate pull down. Zener diode VR20 limits the Q2 gate voltage during conduction and also reverse charges (resets) C21 during the Q2 off time.

A similar drive technique is used for the catch synchronous rectifier MOSFET Q1 (with C22, R23, R24, and VR21). MOSFET Q1 is driven by the transformer (T1) reset voltage and operates only when Q2 is off. Diode D20 provides a conduction path for




Figure 1. DPA426RN – 60 W, 12 V, 5 A, DC-DC Converter.

PI-3550-062403

the output inductor (L4) current when the transformer reset is complete.

### Key Design Points

- Transformer core reset is critical in this design. MOSFET gate loading will affect the transformer-reset waveform. Capacitors C20, C22 and C<sub>Q1GS</sub> will all load transformer reset. Choose values to ensure sufficient reset at low line and safe maximum drain voltage at high line. Also use 300 kHz operation for longest reset time.
- Capacitors C20 and C22 will capacitively drive MOSFET gate capacitances C<sub>O2GS</sub> and C<sub>O1GS</sub>, respectively. C20 and C22 should be chosen to ensure that gate drive voltage attains turn-on threshold of MOSFET (V<sub>gTH</sub>) at worst case conditions (low line for forward MOSFET).
- Reduce transformer leakage inductance by filling each winding layer across the entire width of the bobbin.




Figure 2. Efficiency vs. Output Power.

### Transformer Parameters

|                                    |  |
|------------------------------------|--|
| <b>Core Material</b>               | Ferroxcube P/N: EFD25, ungapped  |
| <b>Bobbin</b>                      | 10-pin EFD25 surface mount bobbin  |
| <b>Winding Details</b>             | Primary: 5T + 5T, 4 × 26 AWG<br>Bias: 5T, 1 × 30 AWG<br>12 V: 6T, 4 × 26 AWG |
| <b>Winding Order (pin numbers)</b> | Bias: (2–5)<br>Primary-1: (4–NC)<br>12 V: (9,10–6,7)<br>Primary-2: (NC–1)    |
| <b>Primary Inductance</b>          | Pin (1–4): 190 μH, ±25% at 300 kHz   |
| <b>Primary Resonant Frequency</b>  | 3.8 MHz (minimum)  |
| <b>Leakage Inductance</b>          | 1 μH (maximum)   |

Table 1. Transformer Parameters. (AWG = American Wire Gauge, NC = No Connection)

### Inductor Parameters

|                                    |  |
|------------------------------------|--|
| <b>Core Material</b>               | Ferroxcube P/N: EFD20-3F3, gap for inductance required |
| <b>Bobbin</b>                      | 10-pin EFD20 surface mount bobbin                      |
| <b>Winding Details</b>             | Main: 18T, 3 × 24 AWG                                  |
| <b>Winding Order (pin numbers)</b> | Main: (4,5–9,10)                                       |
| <b>Inductance</b>                  | Pin (4,5–9,10): 40 μH, ±10% at 300 kHz                 |

Table 2. L4 Output Inductor Design Parameters.

Power Integrations  
5245 Hellyer Avenue  
San Jose, CA 95138, USA.  
Main: +1 408-414-9200  
Customer Service  
Phone: +1-408-414-9665  
Fax: +1-408-414-9765  
Email: usasales@powerint.com

On the Web  
www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS. The products and applications illustrated herein (transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at [www.powerint.com](http://www.powerint.com). Power Integrations grants its customers a license under certain patent rights as set forth at <http://www.powerint.com/ip.htm>.

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampless, E-Shield, Filterfuse, StackFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2003, Power Integrations, Inc.